Analog Devices Inc. ADM13305-18ARZ-RL7
- Part No.:
- ADM13305-18ARZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADM13305-18ARZ-RL7.pdf
- Description:
- IC SUPERVISOR 2 CHANNEL 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM13305-18ARZ-RL7 from Analog Devices is a dual-voltage supervisor IC for microprocessor and DSP power monitoring, featuring fixed 3.3 V and 1.8 V undervoltage detection thresholds (2.93 V and 1.68 V typical), 140 ms minimum reset timeout, 1.6 sec watchdog timer, and push-pull active-high and active-low RESET outputs. It operates from 2.7 V to 5.5 V supply and supports industrial temperature range (−40°C to +85°C) in portable computing and wireless systems.
For engineers reviewing the ADM13305-18ARZ-RL7 datasheet, ADM13305-18ARZ-RL7 pinout, ADM13305-18ARZ-RL7 application, or ADM13305-18ARZ-RL7 equivalent, key selection criteria include dual fixed-threshold supervision, watchdog timer tolerance to software lockup, manual reset input compatibility, and SOIC_N package suitability for space-constrained embedded designs.
Technical Context
The ADM13305-18ARZ-RL7 integrates two independent voltage comparators with hysteresis (30 mV at 2.93 V, 15 mV at 1.68 V), a 1.6 sec watchdog timer cleared by WDI transitions, and logic-controlled reset assertion/deassertion based on SENSE1/SENSE2 voltage levels relative to pretrimmed thresholds. Its internal reset timeout circuit ensures reliable power-on sequencing before processor release.
It features dual push-pull RESET outputs (active-low RESET and active-high RESET), manual reset input (MR) with 100 ns pulse width support, and supply current ≤40 μA across 2.7–5.5 V operation. RESET remains valid down to VDD = 1.1 V, enabling early fault detection during brownout conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 2.7 V to 5.5 V - supports wide-input industrial and battery-powered systems without external regulation. |
| SENSE1 Threshold (VIT−) | 2.86 V to 3.02 V - monitors 3.3 V rail with ±3% tolerance over −40°C to +85°C for robust power sequencing. |
| SENSE2 Threshold (VIT−) | 1.64 V to 1.73 V - supervises 1.8 V core supply with 15 mV hysteresis to reject noise-induced false resets. |
| Reset Timeout | 140 ms (min) - guarantees sufficient hold time for stable clock and memory initialization before CPU release. |
| Watchdog Timeout | 1.1 s to 2.3 s (typ 1.6 s) - provides deterministic recovery window for firmware hang detection in real-time systems. |
| Supply Current | ≤40 μA - enables low-power always-on supervision in battery-backed or energy-sensitive applications. |
| Operating Temperature | −40°C to +85°C - qualified for extended industrial environments including automotive infotainment and industrial gateways. |
Pinout & Package
ADM13305-18ARZ-RL7 uses an 8-lead narrow-body SOIC (SOIC_N, package code R-8) with 1.27 mm lead pitch and JEDEC MS-012-AA compliance. Thermal resistance θJA = 206°C/W supports operation without heatsinking in standard PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 SENSE1 | Voltage sense input 1 | Monitors 3.3 V supply rail; asserts reset if voltage falls below 2.93 V (typ) with 30 mV hysteresis. |
| 2 SENSE2 | Voltage sense input 2 | Monitors 1.8 V supply rail; asserts reset if voltage falls below 1.68 V (typ) with 15 mV hysteresis. |
| 3 WDI | Watchdog timer input | Edge-triggered input; toggling within 1.6 sec prevents reset; floating disables watchdog function. |
| 4 GND | Ground reference | Common return path for all internal circuits; requires low-impedance connection to system ground plane. |
| 5 RESET | Active-low reset output | Push-pull driver; sinks up to 3 mA at 5.5 V; asserted low during power-up, brownout, or watchdog timeout. |
| 6 RESET | Active-high reset output | Push-pull driver; sources up to 3 mA at 5.5 V; complements RESET for mixed-logic interface requirements. |
| 7 MR | Manual reset input | Active-low input; 100 ns minimum pulse width required; debounced externally for push-button use. |
| 8 VDD | Power supply input | Accepts 2.7–5.5 V; RESET remains valid down to 1.1 V; decoupling with 0.1 μF capacitor recommended. |
Key Features
| Feature | Design Value |
|---|---|
| Dual fixed-threshold supervision | Simultaneously monitors 3.3 V and 1.8 V rails with factory-trimmed thresholds (2.93 V / 1.68 V typ), eliminating external resistor networks. |
| Independent watchdog timer | 1.6 sec timeout with edge-sensitive WDI input enables autonomous firmware health checking without CPU intervention. |
| Push-pull dual RESET outputs | Both active-high and active-low RESET signals drive directly into microcontroller reset inputs without pull-up/pull-down resistors. |
| Low-power operation | 40 μA max supply current allows continuous supervision in always-on subsystems without impacting battery life. |
| Brownout detection down to 1.1 V | Guaranteed RESET assertion during VDD ramp-down ensures safe shutdown before logic corruption occurs. |
Applications
| Industrial Control PLCs | Notebook Power Management |
|---|---|
|
Use Scenario: Monitoring dual-rail power supplies (3.3 V I/O and 1.8 V FPGA core) in programmable logic controllers subject to voltage transients and EMI. IC Role / Device Role / Timing Role: Dual-supply supervisor providing synchronized reset assertion and watchdog-based recovery from firmware hangs during field operation. Use Value: Prevents undefined state propagation in safety-critical control logic by enforcing strict power sequencing and automatic restart on software failure. |
Use Scenario: Supervising main 3.3 V and low-dropout 1.8 V regulators powering CPU core and chipset in ultra-thin notebooks. IC Role / Device Role / Timing Role: Ensures clean boot sequence and detects regulator instability or thermal shutdown via precise threshold monitoring. Use Value: Eliminates need for discrete reset ICs and external timing components, reducing BOM count and PCB area in space-constrained designs. |
| Wireless Baseband Modules | Embedded DSP Systems |
|
Use Scenario: Validating stable 3.3 V RF front-end and 1.8 V baseband processor supplies in LTE/5G small cell radios operating in thermally variable enclosures. IC Role / Device Role / Timing Role: Dual-threshold supervisor with watchdog timer ensuring uninterrupted radio operation and graceful recovery from communication stack crashes. Use Value: Maintains link reliability by triggering hardware reset before corrupted packet transmission or protocol state divergence occurs. |
Use Scenario: Power supervision of TI C6000 or Analog Devices SHARC DSPs requiring coordinated 3.3 V I/O and 1.8 V core supply sequencing. IC Role / Device Role / Timing Role: Provides deterministic reset timing (140 ms min) and dual-rail fault detection to prevent partial initialization and memory corruption. Use Value: Guarantees repeatable DSP boot behavior across temperature and voltage corners, simplifying qualification testing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX6816ESE+ | Single-supply supervisor (3.3 V only); no watchdog timer; 200 ms reset timeout; SOIC-8 package. | Lacks dual-rail monitoring and watchdog functionality; suitable only for single-rail systems without firmware health monitoring. | Select when only one supply requires supervision and watchdog capability is unnecessary. |
| TPS3808G33DBVR | Single 3.3 V supervisor with adjustable delay; no second sense input; no watchdog; SOT-23-6 package. | Cannot monitor 1.8 V rail simultaneously; smaller footprint but no dual-threshold or watchdog features. | Choose for cost-sensitive, space-constrained designs where only primary rail supervision is needed. |
Compared with MAX6816ESE+ and TPS3808G33DBVR, ADM13305-18ARZ-RL7 uniquely delivers simultaneous 3.3 V/1.8 V supervision, integrated watchdog, and dual RESET polarity in a standard SOIC-8 - enabling consolidated power management in multi-rail embedded processors without design compromises.
Availability
ADM13305-18ARZ-RL7 is available at Aetrix Electronics and suitable for industrial control PLCs, notebook power management, wireless baseband modules, and embedded DSP systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ADM13305-18ARZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, communications, automotive, and consumer markets with precision technology solutions.
The ADM13305 family was designed specifically for dual-rail microprocessor and DSP supervision in space- and power-constrained embedded systems, emphasizing accuracy, low quiescent current, and robust noise immunity.
FAQ
What is the exact undervoltage threshold for SENSE1 and SENSE2 on the ADM13305-18ARZ-RL7?
The ADM13305-18ARZ-RL7 has factory-trimmed thresholds: SENSE1 monitors at 2.93 V (typical, range 2.86–3.02 V) for a 3.3 V rail, and SENSE2 monitors at 1.68 V (typical, range 1.64–1.73 V) for a 1.8 V rail. These values are specified over −40°C to +85°C and include built-in hysteresis (30 mV and 15 mV respectively) to prevent chatter during slow voltage transitions.
Does the ADM13305-18ARZ-RL7 require external components to configure its supervision thresholds?
No, the ADM13305-18ARZ-RL7 does not require external resistors to set its supervision thresholds. As a fixed-threshold variant, it integrates precise internal references for both SENSE1 (2.93 V) and SENSE2 (1.68 V), eliminating calibration components and reducing layout complexity compared to adjustable-supervisor alternatives.
Can the watchdog timer in the ADM13305-18ARZ-RL7 be disabled, and how?
Yes, the watchdog timer in the ADM13305-18ARZ-RL7 can be disabled by leaving the WDI pin unconnected (floating). When WDI is open-circuit, the internal timer remains inactive and will not assert RESET regardless of processor activity - allowing full flexibility for systems that rely solely on power-on and manual reset functions.
What is the minimum VDD level at which ADM13305-18ARZ-RL7 guarantees valid RESET output behavior?
The ADM13305-18ARZ-RL7 guarantees RESET output validity down to VDD = 1.1 V. This means the device asserts RESET correctly during power-down sequences and maintains defined logic states even as the supply collapses, preventing metastability in downstream microcontrollers or FPGAs.
How does the ADM13305-18ARZ-RL7 handle simultaneous faults on both SENSE1 and SENSE2 inputs?
The ADM13305-18ARZ-RL7 asserts RESET whenever either SENSE1 or SENSE2 falls below its respective threshold - including simultaneous faults. Its functional truth table confirms that RESET goes low (and RESET goes high) if either input is low, providing fail-safe supervision without requiring OR-gating logic external to the ADM13305-18ARZ-RL7.
ADM13305-18ARZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 2
- Voltage - Threshold:
- 1.68V, 2.93V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
ADM13305-18ARZ-RL7 FAQ
1.How can I place an order for ADM13305-18ARZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM13305-18ARZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM13305-18ARZ-RL7 reliable?
The price and inventory of ADM13305-18ARZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM13305-18ARZ-RL7 is usually 5 days.
3.What payment methods are accepted for ADM13305-18ARZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM13305-18ARZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM13305-18ARZ-RL7?
ADM13305-18ARZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM13305-18ARZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM13305-18ARZ-RL7?
For technical support, including ADM13305-18ARZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM13305-18ARZ-RL7 requirements.
6.How does Aetrix verify that ADM13305-18ARZ-RL7 is sourced from the original manufacturer or authorized distributors?
All ADM13305-18ARZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM13305-18ARZ-RL7 meets industry standards.
7.What is the process for return or replacement of ADM13305-18ARZ-RL7?
All ADM13305-18ARZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM13305-18ARZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM13305-18ARZ-RL7 part is unused and in its original packaging.
Return procedure for ADM13305-18ARZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM13305-18ARZ-RL7 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

