Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc. ADM13307-18ARZ-RL7

Name: ADM13307-18ARZ-RL7
Brand: Analog Devices Inc.
SKU: ADM13307-18ARZ-RL7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADM13307-18ARZ-RL7

Manufacturer:: Analog Devices Inc.

Category:: Supervisors

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: ADM13307-18ARZ-RL7.pdf

Description:: IC SUPERVISOR 3 CHANNEL 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,000

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADM13307-18ARZ-RL7 from Analog Devices is a triple voltage supervisor IC designed to monitor three independent supply rails-specifically 3.3 V, 1.8 V, and an adjustable 1.25 V threshold-in DSP and microcontroller systems. It features push-pull active-high and active-low RESET outputs, 140 ms minimum reset timeout, operation from 2.0 V to 5.5 V supply, and −40°C to +85°C temperature range. Used in notebook computers and industrial embedded controllers for reliable power-on and brownout detection.

For engineers reviewing the ADM13307-18ARZ-RL7 datasheet, ADM13307-18ARZ-RL7 pinout, ADM13307-18ARZ-RL7 application, or ADM13307-18ARZ-RL7 equivalent, key selection criteria include fixed 3.3 V/1.8 V thresholds with third channel adjustable via external resistor divider, dual-reset polarity support, low 40 μA quiescent current, and guaranteed RESET assertion down to VDD ≥ 1.1 V.

Technical Context

The ADM13307-18ARZ-RL7 implements three independent undervoltage monitoring channels with pretrimmed internal thresholds (SENSE1 = 2.93 V typical, SENSE2 = 1.68 V typical, SENSE3 = 1.25 V reference) and hysteresis ranging from 10 mV to 40 mV depending on threshold level. Its reset logic asserts both RESET (active low) and RESET (active high) simultaneously upon any monitored supply falling below its VIT−, with propagation delay under 5 μs and masked by a 140–280 ms timeout.

It integrates manual reset (MR) input with 100 ns minimum pulse width requirement, supports resistor-programmable sensing on SENSE3, and guarantees valid reset output states across full −40°C to +85°C industrial temperature range and 2.0–5.5 V supply range. Input leakage on SENSE3 is ±25 nA, enabling high-impedance external divider networks without loading error.

Key Specifications

Parameter	Value and Actual Design Meaning
Supply Voltage Range	2.0 V to 5.5 V - supports wide-input industrial and portable systems without external regulation.
Quiescent Supply Current	40 μA max - enables always-on supervision in battery-backed or low-power standby modes.
Reset Timeout Delay	140 ms min - ensures sufficient hold time for processor initialization after power stabilization.
SENSE1 Threshold (VIT−)	2.86–3.02 V - monitors 3.3 V rail with 2.93 V typical; hysteresis = 30 mV for noise immunity.
SENSE2 Threshold (VIT−)	1.64–1.73 V - monitors 1.8 V rail with 1.68 V typical; hysteresis = 15 mV.
SENSE3 Reference	1.25 V - adjustable via external resistor divider; input leakage ±25 nA preserves accuracy.
RESET Output Drive	Push-pull, VOH = VDD − 0.4 V @ 3 mA - eliminates need for external pull-ups in 3.3 V/5.5 V systems.

Pinout & Package

ADM13307-18ARZ-RL7 is housed in an 8-lead narrow-body SOIC (SOIC_N, package code R-8), JEDEC MS-012-AA compliant, with 1.27 mm lead pitch and thermal resistance θJA = 206°C/W.

Pin/Terminal	Circuit Role	Design Meaning
1 - SENSE1	Voltage monitor input 1	Fixed 2.93 V threshold (3.3 V rail); must be connected to monitored supply > VIT−, not left floating.
2 - SENSE2	Voltage monitor input 2	Fixed 1.68 V threshold (1.8 V rail); same biasing rules as SENSE1.
3 - SENSE3	Adjustable monitor input	1.25 V reference; external resistor divider sets actual threshold; ±25 nA leakage enables high-Z dividers.
4 - GND	Analog/digital ground	Common return for all inputs and outputs; requires low-impedance connection to system ground plane.
5 - RESET	Active-low reset output	Push-pull, asserted low during fault or power-up; drives directly into microcontroller /RESET pin.
6 - RESET	Active-high reset output	Complementary push-pull output; eliminates need for external inverter in active-high logic systems.
7 - MR	Manual reset input	Active-low; 100 ns minimum pulse width; supports external push-button or FPGA-controlled reset initiation.
8 - VDD	Power supply input	2.0–5.5 V operation; requires 0.1 μF decoupling capacitor to GND for noise immunity.

Key Features

Feature	Design Value
Triple independent voltage monitoring	Simultaneously supervises 3.3 V, 1.8 V, and adjustable rail-replaces three discrete supervisors, reducing BOM count and PCB area.
Dual-polarity RESET outputs	Integrated push-pull RESET and RESET eliminate external inverters or pull resistors, simplifying interface to diverse processor families.
Guaranteed reset at low VDD	RESET asserts validly down to VDD ≥ 1.1 V-ensures robust power-on sequencing even during slow-ramp or brownout conditions.
Low input leakage on adjustable input	SENSE3 leakage ±25 nA enables precise resistor-divider programming without significant threshold error or divider current burden.
Industrial temperature range	−40°C to +85°C operation-qualified for use in harsh environments including factory automation and outdoor computing equipment.

Applications

Industrial PLC Controller	Notebook Power Sequencing
Use Scenario: Monitors 3.3 V I/O rail, 1.8 V core rail, and 1.25 V reference-derived 5 V analog supply in programmable logic controller CPU module. IC Role / Device Role / Timing Role: Triple supervisor ensures synchronized reset assertion across FPGA, ARM Cortex-M7, and ADC subsystems during cold start or undervoltage events. Use Value: Eliminates risk of partial initialization by holding all domains in reset until all three supplies exceed their respective thresholds and timeout completes.	Use Scenario: Supervises main 3.3 V system rail, 1.8 V DDR3 memory rail, and adjustable 1.25 V reference for 5 V USB-C PD negotiation circuitry in ultrabook motherboard. IC Role / Device Role / Timing Role: Provides coordinated reset signaling to Intel PCH, LPDDR4 controller, and USB-C PMIC using both RESET and RESET outputs. Use Value: Reduces board-level reset complexity by replacing discrete supervisors and discrete level-shifting circuits with single 8-pin IC.
Wireless Baseband Module	Medical Diagnostic Imaging Subsystem
Use Scenario: Monitors 3.3 V RF transceiver supply, 1.8 V baseband processor core, and 1.25 V-adjusted 2.5 V LNA bias rail in LTE small cell radio unit. IC Role / Device Role / Timing Role: Detects sub-millisecond supply droops on sensitive RF paths and triggers immediate system reset to prevent corrupted transmission state. Use Value: 5 μs fast-propagation response on SENSE inputs combined with 140 ms timeout prevents spurious resets while ensuring deterministic recovery.	Use Scenario: Supervises 3.3 V FPGA configuration rail, 1.8 V image sensor interface rail, and 1.25 V-adjusted 3.3 V analog front-end supply in portable ultrasound probe electronics. IC Role / Device Role / Timing Role: Ensures fail-safe boot sequence for safety-critical imaging pipeline by asserting reset if any monitored rail falls below specification during warm-up. Use Value: Dual RESET outputs interface natively to both FPGA /PROG_B (active-low) and AFE enable logic (active-high), eliminating glue logic.

Industrial PLC Controller

Notebook Power Sequencing

Use Scenario: Monitors 3.3 V I/O rail, 1.8 V core rail, and 1.25 V reference-derived 5 V analog supply in programmable logic controller CPU module.

IC Role / Device Role / Timing Role: Triple supervisor ensures synchronized reset assertion across FPGA, ARM Cortex-M7, and ADC subsystems during cold start or undervoltage events.

Use Value: Eliminates risk of partial initialization by holding all domains in reset until all three supplies exceed their respective thresholds and timeout completes.

Use Scenario: Supervises main 3.3 V system rail, 1.8 V DDR3 memory rail, and adjustable 1.25 V reference for 5 V USB-C PD negotiation circuitry in ultrabook motherboard.

IC Role / Device Role / Timing Role: Provides coordinated reset signaling to Intel PCH, LPDDR4 controller, and USB-C PMIC using both RESET and RESET outputs.

Use Value: Reduces board-level reset complexity by replacing discrete supervisors and discrete level-shifting circuits with single 8-pin IC.

Wireless Baseband Module

Medical Diagnostic Imaging Subsystem

Use Scenario: Monitors 3.3 V RF transceiver supply, 1.8 V baseband processor core, and 1.25 V-adjusted 2.5 V LNA bias rail in LTE small cell radio unit.

IC Role / Device Role / Timing Role: Detects sub-millisecond supply droops on sensitive RF paths and triggers immediate system reset to prevent corrupted transmission state.

Use Value: 5 μs fast-propagation response on SENSE inputs combined with 140 ms timeout prevents spurious resets while ensuring deterministic recovery.

Use Scenario: Supervises 3.3 V FPGA configuration rail, 1.8 V image sensor interface rail, and 1.25 V-adjusted 3.3 V analog front-end supply in portable ultrasound probe electronics.

IC Role / Device Role / Timing Role: Ensures fail-safe boot sequence for safety-critical imaging pipeline by asserting reset if any monitored rail falls below specification during warm-up.

Use Value: Dual RESET outputs interface natively to both FPGA /PROG_B (active-low) and AFE enable logic (active-high), eliminating glue logic.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple-supervisor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX6816TPA+T	Single-supply triple supervisor with fixed 3.0 V/2.63 V/2.19 V thresholds; no adjustable input; 200 ms timeout.	Lacks 1.25 V adjustable channel; unsuitable where custom rail monitoring (e.g., 5 V derived from 12 V) is required.	Select only when all three rails match MAX6816's fixed thresholds and adjustable sensing is unnecessary.
TPS3808G33DBVR	Single-channel supervisor with 3.3 V threshold, 200 ms timeout, and enable input; no multi-rail or dual-output capability.	Requires two additional supervisors and logic to replicate ADM13307-18ARZ-RL7 functionality-increases footprint and design complexity.	Use only for single-rail monitoring; not a functional substitute for triple-supervision requirement.

Compared with MAX6816TPA+T and TPS3808G33DBVR, ADM13307-18ARZ-RL7 uniquely delivers fixed 3.3 V/1.8 V supervision plus a precision-adjustable third channel in a single 8-pin SOIC, with dual-polarity outputs and guaranteed operation down to 1.1 V VDD-enabling compact, robust, and flexible power management in space-constrained embedded systems.

Availability

ADM13307-18ARZ-RL7 is available at Aetrix Electronics and suitable for industrial PLC controllers, notebook power sequencing, wireless baseband modules, and medical diagnostic imaging subsystems requiring stable component supply and long-term lifecycle assurance.

Supply support for ADM13307-18ARZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.

The ADM13307 family was developed to address demand for integrated, low-power, multi-rail supervision in resource-constrained embedded systems-delivering reliability, flexibility, and board-area savings over discrete solutions.

FAQ

What is the exact threshold voltage for each sense input on the ADM13307-18ARZ-RL7?

The ADM13307-18ARZ-RL7 has SENSE1 = 2.93 V typical (range 2.86–3.02 V), SENSE2 = 1.68 V typical (range 1.64–1.73 V), and SENSE3 = 1.25 V reference (adjustable via external resistor divider). These values are specified over −40°C to +85°C and include hysteresis of 30 mV and 15 mV respectively, ensuring noise-immune monitoring of 3.3 V and 1.8 V rails. The ADM13307-18ARZ-RL7 datasheet Table 1 confirms these thresholds under "Falling Input Threshold Voltage, VIT−".

Does the ADM13307-18ARZ-RL7 support manual reset, and what are its timing requirements?

Yes, the ADM13307-18ARZ-RL7 includes an active-low Manual Reset (MR) input that asserts both RESET and RESET outputs when pulled low. The minimum MR pulse width is 100 ns, and the device holds reset for the full 140–280 ms timeout after MR returns high. This allows clean, debounced reset initiation via push-button or logic signal without external timing components. The ADM13307-18ARZ-RL7 functional truth table and switching characteristics (Table 5) validate this behavior.

Can the ADM13307-18ARZ-RL7 monitor a 5 V supply, and how is it configured?

No-the ADM13307-18ARZ-RL7 is specifically configured for 3.3 V (SENSE1), 1.8 V (SENSE2), and adjustable 1.25 V reference (SENSE3) monitoring per the Ordering Guide. To supervise a 5 V rail, use the ADM13307-33ARZ-RL7 variant, which provides 4.55 V/2.93 V/1.25 V thresholds. The ADM13307-18ARZ-RL7's SENSE1 and SENSE2 thresholds are fixed and cannot be reconfigured; attempting to apply 5 V to SENSE1 exceeds its absolute maximum rating of VDD + 0.3 V.

What is the maximum load the ADM13307-18ARZ-RL7 RESET outputs can drive?

The ADM13307-18ARZ-RL7 RESET and RESET outputs are push-pull and rated for ±3 mA sink/source at VDD = 5.5 V, with VOL ≤ 0.4 V and VOH ≥ VDD − 0.4 V under those conditions. At 3.3 V supply, they deliver ±2 mA with identical voltage specs. This enables direct interfacing to standard CMOS inputs (e.g., ARM /RESET, FPGA PROG_B) without external buffers. The ADM13307-18ARZ-RL7 specifications table confirms these drive capabilities.

Is the ADM13307-18ARZ-RL7 RoHS compliant and halogen-free?

Yes-the "Z" suffix in ADM13307-18ARZ-RL7 denotes RoHS compliance per the Ordering Guide, and Analog Devices' product change notices confirm halogen-free status for all R-8 packaged ADM13307 variants released after 2007. The device meets JEDEC JS709B and IPC-1752A requirements, and material declarations are available through Analog Devices' website using the full part number ADM13307-18ARZ-RL7.

ADM13307-18ARZ-RL7 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: Multi-Voltage Supervisor

Number of Voltages Monitored:: 3

Voltage - Threshold:: 1.68V, 2.93V, Adj

Output:: Push-Pull, Totem Pole

Reset:: Active High/Active Low

Reset Timeout:: 140ms Minimum

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

ADM13307-18ARZ-RL7 FAQ

1.How can I place an order for ADM13307-18ARZ-RL7 through Aetrix?

Please submit a Request for Quotation (RFQ) for ADM13307-18ARZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADM13307-18ARZ-RL7 reliable?

The price and inventory of ADM13307-18ARZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM13307-18ARZ-RL7 is usually 5 days.

3.What payment methods are accepted for ADM13307-18ARZ-RL7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM13307-18ARZ-RL7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADM13307-18ARZ-RL7?

ADM13307-18ARZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADM13307-18ARZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADM13307-18ARZ-RL7?

For technical support, including ADM13307-18ARZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM13307-18ARZ-RL7 requirements.

6.How does Aetrix verify that ADM13307-18ARZ-RL7 is sourced from the original manufacturer or authorized distributors?

All ADM13307-18ARZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM13307-18ARZ-RL7 meets industry standards.

7.What is the process for return or replacement of ADM13307-18ARZ-RL7?

All ADM13307-18ARZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM13307-18ARZ-RL7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADM13307-18ARZ-RL7 part is unused and in its original packaging.

Return procedure for ADM13307-18ARZ-RL7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…