Analog Devices Inc. ADM2914-1ARQZ
- Part No.:
- ADM2914-1ARQZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ADM2914-1ARQZ.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,826
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM2914-1ARQZ from Analog Devices is a quad UV/OV voltage supervisor IC designed to monitor up to four independent power rails-two positive and two negative-for simultaneous undervoltage and overvoltage conditions. It features ±1.5% threshold accuracy over −40°C to +125°C, 1 V buffered reference output (REF), open-drain UV/OV reset outputs, and adjustable reset timeout via external TIMER capacitor. It is used in FPGA/DSP core-I/O voltage monitoring and server supply supervision.
For engineers reviewing the ADM2914-1ARQZ datasheet, ADM2914-1ARQZ pinout, ADM2914-1ARQZ application, or ADM2914-1ARQZ equivalent, key selection considerations include latching OV behavior, SEL-configurable polarity for VH3/VL3/VH4/VL4 inputs, shunt-regulated VCC operation up to 6.6 V, and guaranteed functionality down to VCC = 1 V with 62 μA supply current.
Technical Context
The ADM2914-1ARQZ implements four independent comparator pairs (VHx/VLx) referenced to a precision 500 mV internal threshold, enabling dual-direction monitoring per rail. Its three-state SEL pin configures polarity of inputs 3 and 4 for positive or negative supply detection, while REF provides a stable 1 V offset for negative-rail resistor-divider biasing.
It integrates an internal 6.6 V shunt regulator on VCC, allowing direct connection to supplies >6 V when paired with a current-limiting dropper resistor. The LATCH pin enables manual clearing of the latched OV output-a distinguishing feature of the -1 variant versus the -2 disable-pin version.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| UV/OV Threshold Accuracy | ±1.5% over −40°C to +125°C - ensures reliable trip-point stability across industrial temperature range without calibration. |
| Reference Output Voltage | 1.000 V ±15 mV at ±1 mA - provides precise offset for negative-rail monitoring circuits using external resistor dividers. |
| VCC Shunt Regulator Voltage | 6.6 V typical - enables safe operation from supplies up to ~16 V when used with appropriate series resistor limiting ICC ≤ 10 mA. |
| Supply Current (ICC) | 62 μA typical at 25°C - supports ultra-low-power system supervision without burdening auxiliary rails. |
| UV/OV Timeout Period | 8.5 ms typical with 1 nF TIMER capacitor - programmable delay prevents false resets during power-rail settling. |
| Operating Temperature Range | −40°C to +125°C - qualified for automotive under-hood, industrial control, and telecom base station environments. |
| Input Threshold Voltage | 500 mV nominal - fixed internal reference enables consistent UV/OV detection across all four monitored rails. |
Pinout & Package
ADM2914-1ARQZ is housed in a 16-lead QSOP package (3.9 mm × 4.9 mm, 1.0 mm height) with standard 0.635 mm lead pitch and exposed pad not connected internally.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1–VH4 | Voltage High Input x | Detects undervoltage on positive rails or overvoltage on negative rails; tied to VCC when unused. |
| VL1–VL4 | Voltage Low Input x | Detects overvoltage on positive rails or undervoltage on negative rails; tied to GND when unused. |
| LATCH | OV Latch Clear Input | Pulled high to clear latched OV output; pulled low to enable latching - defines ADM2914-1 functional identity. |
| SEL | Polarity Select | Three-state input (VCC/GND/open) configuring VH3/VL3/VH4/VL4 for positive/negative monitoring modes. |
| REF | Buffered Reference Output | 1 V source/sink capable of driving ≤1 nF loads - essential for biasing negative-rail dividers. |
| UV / OV | Open-Drain Reset Outputs | Active-low signals asserted during fault; weak internal pull-up to VCC, compatible with 16 V external pull-ups. |
| TIMER | Reset Timeout Capacitor Node | Connects to ground via CTIMER (10 pF–100 nF) to set UV/OV assertion hold time; tie to VCC to bypass. |
| VCC / GND | Power Supply / Ground | VCC accepts 2.3–6 V directly or higher via shunt regulation; GND serves as analog/digital reference plane. |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent UV/OV monitoring | Four VHx/VLx pairs supervise up to four rails simultaneously - eliminates need for multiple discrete supervisors. |
| Latching OV output | OV remains asserted until LATCH pin is toggled high - enables persistent fault indication in safety-critical systems. |
| Configurable polarity for inputs 3 & 4 | SEL pin selects positive/negative mode for VH3/VL3/VH4/VL4 - supports mixed-rail systems without external level shifters. |
| Integrated 1 V reference buffer | REF drives resistor dividers for negative-rail monitoring - removes need for external precision reference IC. |
| VCC shunt regulation | Internal 6.6 V clamp allows direct connection to high-voltage rails (e.g., 12 V, −12 V) with simple dropper resistor. |
| Glitch-immune comparators | Immunity to transients <100 ns at 50% overdrive - prevents spurious resets from switching noise or ESD events. |
Applications
| Server Power Sequencing | FPGA Core & I/O Monitoring |
|---|---|
Use Scenario: Supervising 12 V, 5 V, 3.3 V, and −12 V rails in multi-phase server PSUs during cold-start and hot-swap events. IC Role / Device Role / Timing Role: Quad-rail supervisor asserting UV/OV reset signals to BMC and sequencer logic only after all rails stabilize within tolerance. Use Value: Prevents premature processor boot by enforcing strict power-good timing with 8.5 ms programmable hold-off, eliminating race conditions between rail convergence and firmware execution. |
Use Scenario: Monitoring 1 V core and 2.5 V I/O supplies of Xilinx Kintex Ultrascale+ FPGAs in high-reliability test equipment. IC Role / Device Role / Timing Role: Detecting sub-50 mV deviations on 1 V rail using precision 500 mV threshold and ±1.5% accuracy over temperature. Use Value: Ensures FPGA configuration integrity by triggering hard reset before internal LUTs or transceivers operate outside spec - avoids metastability or bitstream corruption. |
| Telecom Line Card Supervision | Medical Imaging Power Management |
Use Scenario: Validating ±15 V analog front-end supplies and 3.3 V digital control rails in LTE baseband processing cards. IC Role / Device Role / Timing Role: Using SEL pin to configure VH3/VL3 for −15 V monitoring and VH1/VL1 for +15 V, with REF providing offset for negative divider. Use Value: Enables single-chip supervision of bipolar analog supplies without external op-amps or references - reduces BOM count and layout area by 60% vs. dual-supervisor solution. |
Use Scenario: Monitoring isolated 5 V, 3.3 V, and −5 V rails powering ADCs, DACs, and motor drivers in MRI gradient amplifier modules. IC Role / Device Role / Timing Role: Latching OV output on −5 V rail fault to halt pulse generation until operator intervention clears LATCH signal. Use Value: Meets IEC 62304 Class C software safety requirements by guaranteeing persistent fault signaling - eliminates risk of unacknowledged overvoltage damage to patient-connected circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM2914-2ARQZ | Replaces LATCH with DIS pin; OV/UV outputs disabled when DIS = high - no latching behavior. | Suitable for systems requiring dynamic reset inhibition (e.g., firmware-controlled power cycling), not persistent fault capture. | Select ADM2914-2ARQZ only if latching OV is unnecessary and active disable capability is required. |
| TPS3307-18DGNR | Triple supervisor (not quad); fixed 1.8 V, 3.3 V, 5 V thresholds; no negative rail support or REF output. | Limited to positive-only, fixed-threshold applications; cannot replace ADM2914-1ARQZ in mixed-polarity or adjustable-threshold designs. | Use TPS3307-18DGNR only for cost-sensitive, single-supply systems where rail count and polarity flexibility are not required. |
Compared with ADM2914-2ARQZ, the ADM2914-1ARQZ provides deterministic fault persistence via hardware-latched OV, critical for safety shutdowns; compared with TPS3307-18DGNR, it delivers full quad-rail configurability, negative-rail support, and user-adjustable thresholds - making it irreplaceable in high-integrity, multi-rail embedded systems.
Availability
ADM2914-1ARQZ is available at Aetrix Electronics and suitable for server supply monitoring, FPGA/DSP core and I/O voltage monitoring, and medical imaging power management requiring stable component supply across extended temperature and long product lifecycles.
Supply support for ADM2914-1ARQZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM2914 product line delivers precision multi-rail voltage supervision for mission-critical power systems, emphasizing threshold accuracy, mixed-polarity support, and robust fault-handling - targeting high-reliability infrastructure equipment.
FAQ
What is the function of the LATCH pin on the ADM2914-1ARQZ?
The LATCH pin on the ADM2914-1ARQZ controls the overvoltage output behavior: when pulled low, the OV pin latches low upon fault detection and remains asserted until LATCH is briefly pulled high. This enables persistent fault signaling without continuous polling. The ADM2914-1ARQZ requires this pin to be actively managed to clear latched states - unlike the ADM2914-2ARQZ which uses a DIS pin instead.
Can the ADM2914-1ARQZ monitor negative voltage rails?
Yes, the ADM2914-1ARQZ monitors negative rails using its REF pin (1 V buffered output) as an offset for external resistor dividers on VH3/VL3/VH4/VL4 inputs. The SEL pin configures polarity: when SEL = GND or open, inputs 3 and 4 detect negative supplies - VLx rising above 0.5 V triggers undervoltage, VHx falling below 0.5 V triggers overvoltage. This capability is confirmed in the Functional Block Diagram and Polarity Configuration table of the ADM2914-1ARQZ datasheet.
What is the maximum supply voltage that can be applied to the VCC pin of the ADM2914-1ARQZ?
The ADM2914-1ARQZ VCC pin supports up to 6 V directly. For higher voltages (e.g., 12 V), its internal 6.6 V shunt regulator activates - but a current-limiting dropper resistor must be placed between the supply and VCC to restrict ICC to ≤10 mA. Absolute maximum rating is 6 V without resistor; exceeding this without current limiting risks permanent damage per Absolute Maximum Ratings Table 2.
How is the reset timeout period set on the ADM2914-1ARQZ?
The reset timeout period (tUOTO) on the ADM2914-1ARQZ is set by an external capacitor (CTIMER) connected between the TIMER pin and GND. With CTIMER = 1 nF, tUOTO = 8.5 ms typical; the relationship follows tUOTO ≈ 115 × CTIMER (in seconds). To bypass timing, connect TIMER directly to VCC. Values from 10 pF to 100 nF are supported, and leakage must be <1.3 μA to avoid timing drift.
Does the ADM2914-1ARQZ require external resistors for voltage monitoring?
Yes, the ADM2914-1ARQZ requires external resistor dividers on each monitored rail to scale input voltages to its 500 mV internal threshold. For positive rails, three-resistor networks (RX, RY, RZ) set UV/OV points; for negative rails, the REF pin provides the 1 V offset needed for proper scaling. These configurations are detailed in Figures 17 and 18 of the ADM2914-1ARQZ datasheet and are mandatory for accurate supervision.
ADM2914-1ARQZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 6ms Minimum
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
ADM2914-1ARQZ FAQ
1.How can I place an order for ADM2914-1ARQZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM2914-1ARQZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM2914-1ARQZ reliable?
The price and inventory of ADM2914-1ARQZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM2914-1ARQZ is usually 5 days.
3.What payment methods are accepted for ADM2914-1ARQZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM2914-1ARQZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM2914-1ARQZ?
ADM2914-1ARQZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM2914-1ARQZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM2914-1ARQZ?
For technical support, including ADM2914-1ARQZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM2914-1ARQZ requirements.
6.How does Aetrix verify that ADM2914-1ARQZ is sourced from the original manufacturer or authorized distributors?
All ADM2914-1ARQZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM2914-1ARQZ meets industry standards.
7.What is the process for return or replacement of ADM2914-1ARQZ?
All ADM2914-1ARQZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM2914-1ARQZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM2914-1ARQZ part is unused and in its original packaging.
Return procedure for ADM2914-1ARQZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM2914-1ARQZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

