My Inquiry
My Account
Analog Devices Inc. ADM2914-1ARQZ-RL7
- Part No.:
- ADM2914-1ARQZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ADM2914-1ARQZ-RL7.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16QSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,106
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM2914-1ARQZ-RL7 from Analog Devices is a quad UV/OV voltage supervisor IC designed for simultaneous monitoring of up to four independent power rails-two positive and two negative-with dedicated VHx/VLx input pairs per rail. It delivers ±1.5% threshold accuracy over −40°C to +125°C, features a 1 V buffered reference output (REF), open-drain UV/OV reset outputs, and adjustable reset timeout via external TIMER capacitor. It is deployed in FPGA/DSP core-I/O voltage supervision and server supply monitoring.
For engineers reviewing the ADM2914-1ARQZ-RL7 datasheet, ADM2914-1ARQZ-RL7 pinout, ADM2914-1ARQZ-RL7 application, or ADM2914-1ARQZ-RL7 equivalent, key selection considerations include latching OV behavior (cleared via LATCH pin), support for negative rail supervision using REF offset, shunt-regulated operation up to 6.9 V on VCC, and guaranteed functionality down to 1 V supply.
Technical Context
The ADM2914-1ARQZ-RL7 implements four independent comparator pairs (VHx/VLx) referenced to a precision 500 mV internal threshold, enabling concurrent undervoltage and overvoltage detection per rail. Its three-state SEL pin configures polarity for inputs VH3/VL3/VH4/VL4, allowing flexible positive/negative rail monitoring without external level-shifting circuitry.
It integrates an internal 6.6 V shunt regulator on VCC, permitting direct connection to supplies up to 6 V or higher with current-limiting resistor; UV and OV outputs are open-drain with weak internal pull-up to VCC and support external pull-up to 16 V. The LATCH pin provides active-high OV latch clear functionality unique to the ADM2914-1 variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| UV/OV Threshold Accuracy | ±1.5% over −40°C to +125°C - ensures reliable trip point stability across industrial temperature range |
| Reference Output Voltage | 1.000 V ±15 mV (±1 mA load) - enables accurate offset for negative rail monitoring via REF pin |
| VCC Shunt Regulator Voltage | 6.6 V typical (6.2–6.9 V) - allows safe operation from >6 V supplies with dropper resistor |
| Supply Current | 62 μA typical at 25°C - supports low-power system monitoring without burdening supply |
| UV/OV Timeout Period | 8.5 ms typical with 1 nF TIMER capacitor - programmable delay prevents false resets during supply settling |
| Input Voltage Range (VHx/VLx) | −0.3 V to +7.5 V - accommodates both positive and negative rail sensing with proper divider configuration |
| Operating Temperature | −40°C to +125°C - qualified for automotive under-hood and industrial embedded environments |
Pinout & Package
ADM2914-1ARQZ-RL7 is housed in a 16-lead QSOP package (104 °C/W θJA), with gull-wing leads and 0.635 mm pitch. Pin 1 is VH1; pin 16 is VCC. The device uses exposed pad thermal design per Analog Devices' QSOP footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1–VH4 | Voltage High Input (x1–x4) | Detects undervoltage on positive rails or overvoltage on negative rails when configured via SEL |
| VL1–VL4 | Voltage Low Input (x1–x4) | Detects overvoltage on positive rails or undervoltage on negative rails when configured via SEL |
| UV | Active-Low Undervoltage Reset Output | Open-drain output asserted low during any UV fault; timeout-limited by TIMER capacitor |
| OV | Active-Low Overvoltage Reset Output | Open-drain output latched low until LATCH pin toggled high (ADM2914-1 specific) |
| LATCH | OV Latch Clear Input | Active-high signal that resets latched OV output; no effect when held low |
| SEL | Polarity Select (three-state) | Configures VH3/VL3/VH4/VL4 as positive or negative inputs; tied to VCC/GND or left floating |
| REF | 1 V Buffered Reference Output | Sources/sinks ±1 mA; used as offset for negative rail monitoring dividers |
| TIMER | Reset Timeout Timing Input | Capacitor-connected node setting UV/OV assertion duration; tie to VCC to bypass |
| VCC | Supply Input / Shunt Regulator Node | Operates directly at 2.3–6 V or as shunt-regulated input above 6 V (max 10 mA) |
| GND | Device Ground Reference | Common return for all analog and digital circuitry; must be low-impedance |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent UV/OV supervision | Monitors four rails simultaneously with dedicated VHx/VLx pairs - eliminates need for multiple discrete supervisors |
| Latching OV output (ADM2914-1) | OV remains asserted until cleared by LATCH pin - enables persistent fault indication without continuous polling |
| 1 V buffered reference (REF) | Stable, low-noise 1 V output drives resistor dividers for negative rail monitoring - removes need for external reference |
| Adjustable reset timeout | External TIMER capacitor sets UV/OV hold time (6–14 ms range) - configurable for diverse power-up sequencing requirements |
| Glitch-immune comparators | Immune to transients <100 µs at ≤10% overdrive - prevents spurious resets from switching noise or ESD |
| Shunt-regulated VCC operation | Internal 6.6 V shunt allows use with >6 V supplies via simple series resistor - simplifies high-voltage system integration |
Applications
| Server Supply Monitoring | FPGA Core & I/O Voltage Supervision |
|---|---|
Use Scenario: Real-time monitoring of 12 V, 5 V, 3.3 V, and −12 V rails in dual-CPU rack servers with hot-swap capability. IC Role / Device Role / Timing Role: Quad supervisor asserts UV/OV reset signals to baseboard management controller (BMC) upon rail deviation beyond ±1.5% threshold window. Use Value: Prevents system boot under out-of-spec conditions; latched OV output maintains fault state until BMC initiates recovery sequence. |
Use Scenario: Simultaneous supervision of 1 V FPGA core, 2.5 V auxiliary, 3.3 V I/O, and −5 V analog bias rails in high-speed communication equipment. IC Role / Device Role / Timing Role: Uses REF pin to offset −5 V rail monitoring; SEL pin configures VH3/VL3 for negative polarity; UV/OV outputs drive FPGA configuration reset logic. Use Value: Ensures FPGA enters known state only after all supplies stabilize within tolerance - avoids configuration corruption during power ramp. |
| Telecommunications Equipment | Medical Imaging Power Systems |
Use Scenario: Monitoring redundant +48 V DC distribution, +12 V control, −12 V analog, and 1.8 V DSP core rails in LTE base station RF modules. IC Role / Device Role / Timing Role: VH1/VL1 supervise +48 V via resistor divider; VH3/VL3 monitor −12 V using REF offset; LATCH pin enables manual OV fault clearance during field maintenance. Use Value: Guarantees RF amplifier shutdown before overvoltage damages GaN FETs - meets IEC 61000-4-5 surge immunity timing constraints. |
Use Scenario: Supervising isolated ±15 V op-amp supplies, 5 V digital logic, and 3.3 V microcontroller rails in MRI gradient coil driver cabinets. IC Role / Device Role / Timing Role: Four-rail monitoring with extended −40°C to +125°C operation ensures reliability in thermally demanding enclosures; TIMER capacitor set for 12 ms timeout to accommodate slow-start linear regulators. Use Value: Meets IEC 62304 Class C software safety requirements by providing hardware-enforced power validation prior to sequence execution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM2914-2ARQZ-RL7 | Replaces latching OV with disable (DIS) pin; OV/UV outputs disabled when DIS = high | Preferred where centralized fault masking (e.g., during firmware update) is required instead of persistent latch | Select ADM2914-2ARQZ-RL7 if system requires software-controllable suppression of reset signals without hardware reset |
| TPS3307-18DGNR | Triple supervisor (not quad); fixed 1.8 V UV threshold; no negative rail support; no REF output | Only suitable for simpler 3-rail positive-only systems; lacks polarity flexibility and reference for negative monitoring | Choose TPS3307-18DGNR only for cost-sensitive, single-threshold, 3-rail designs without negative supply needs |
Compared with ADM2914-2ARQZ-RL7, the ADM2914-1ARQZ-RL7 provides deterministic fault persistence via latch, while TPS3307-18DGNR sacrifices channel count, polarity support, and reference capability to reduce BOM count in basic applications.
Availability
ADM2914-1ARQZ-RL7 is available at Aetrix Electronics and suitable for server supply monitoring, FPGA/DSP core and I/O voltage supervision, and telecommunications equipment requiring stable component supply across extended temperature and long product lifecycles.
Supply support for ADM2914-1ARQZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets with precision power, sensing, and timing solutions.
The ADM2914 product line delivers multi-rail voltage supervision with integrated reference and polarity flexibility, specifically engineered for complex power architectures in servers, telecom infrastructure, and medical electronics.
FAQ
What is the function of the LATCH pin on the ADM2914-1ARQZ-RL7?
The LATCH pin on the ADM2914-1ARQZ-RL7 is an active-high input that clears the latched OV output. When pulled high, it resets the OV signal to its inactive (high-impedance) state. When held low, the OV output remains latched low after assertion until the next LATCH pulse. This behavior is exclusive to the ADM2914-1 variant and is not present in the ADM2914-2ARQZ-RL7.
Can the ADM2914-1ARQZ-RL7 monitor negative voltage rails?
Yes, the ADM2914-1ARQZ-RL7 can monitor negative rails using its 1 V buffered reference (REF) output and three-state SEL pin. When SEL configures inputs VH3/VL3/VH4/VL4 for negative polarity, the internal comparator logic swaps UV/OV detection: VHx falling below 0.5 V triggers OV, and VLx rising above 0.5 V triggers UV. The REF pin provides the necessary offset for resistor-divider interfacing to negative supplies.
What is the maximum supply voltage allowed on the VCC pin of the ADM2914-1ARQZ-RL7?
The absolute maximum rating for VCC on the ADM2914-1ARQZ-RL7 is +6 V. However, the device incorporates an internal 6.6 V shunt regulator, enabling operation from higher voltages (e.g., 12 V) when a current-limiting dropper resistor is placed between the supply and VCC. Without the resistor, VCC must remain ≤6 V to avoid exceeding the 10 mA maximum input current specification.
How is the UV/OV reset timeout period set on the ADM2914-1ARQZ-RL7?
The UV/OV reset timeout period on the ADM2914-1ARQZ-RL7 is set by an external capacitor (CTIMER) connected between the TIMER pin and GND. The timeout follows tUOTO ≈ 115 × CTIMER (in seconds), yielding 8.5 ms typical with 1 nF. To bypass the timer and assert UV/OV immediately upon fault detection, connect the TIMER pin directly to VCC.
Does the ADM2914-1ARQZ-RL7 require external pull-up resistors on UV and OV outputs?
Yes, the UV and OV outputs of the ADM2914-1ARQZ-RL7 are open-drain and require external pull-up resistors to define the high state. They feature weak internal pull-ups to VCC but support external pull-up to voltages up to 16 V, enabling interface with higher-voltage logic families or optocouplers. Typical values range from 4.7 kΩ to 10 kΩ depending on sink current and rise time requirements.
ADM2914-1ARQZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 6ms Minimum
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
ADM2914-1ARQZ-RL7 FAQ
1.How can I place an order for ADM2914-1ARQZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM2914-1ARQZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM2914-1ARQZ-RL7 reliable?
The price and inventory of ADM2914-1ARQZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM2914-1ARQZ-RL7 is usually 5 days.
3.What payment methods are accepted for ADM2914-1ARQZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM2914-1ARQZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM2914-1ARQZ-RL7?
ADM2914-1ARQZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM2914-1ARQZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM2914-1ARQZ-RL7?
For technical support, including ADM2914-1ARQZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM2914-1ARQZ-RL7 requirements.
6.How does Aetrix verify that ADM2914-1ARQZ-RL7 is sourced from the original manufacturer or authorized distributors?
All ADM2914-1ARQZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM2914-1ARQZ-RL7 meets industry standards.
7.What is the process for return or replacement of ADM2914-1ARQZ-RL7?
All ADM2914-1ARQZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM2914-1ARQZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM2914-1ARQZ-RL7 part is unused and in its original packaging.
Return procedure for ADM2914-1ARQZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM2914-1ARQZ-RL7 Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
