Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc. ADM2914-1SRQZEP-R7

Name: ADM2914-1SRQZEP-R7
Brand: Analog Devices Inc.
SKU: ADM2914-1SRQZEP-R7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADM2914-1SRQZEP-R7

Manufacturer:: Analog Devices Inc.

Category:: Supervisors

Package:: 16-SSOP (0.154", 3.90mm Width)

Datasheet:: ADM2914-1SRQZEP-R7.pdf

Description:: IC SUPERVISOR 4 CHANNEL 16QSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,613

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADM2914-1SRQZEP-R7 from Analog Devices is a quad UV/OV voltage supervisor IC designed for simultaneous monitoring of up to four independent power rails-including two negative supplies-using dedicated VHx/VLx input pairs per rail, ±1.5% threshold accuracy over −55°C to +125°C, 1 V buffered reference output, and open-drain UV/OV reset outputs with adjustable timeout. It serves in FPGA/DSP core-I/O voltage supervision and server supply monitoring.

For engineers reviewing the ADM2914-1SRQZEP-R7 datasheet, ADM2914-1SRQZEP-R7 pinout, ADM2914-1SRQZEP-R7 application, or ADM2914-1SRQZEP-R7 equivalent, key selection considerations include its dual-polarity (positive/negative) rail support via SEL-configurable inputs, latching OV output cleared by LATCH pin, internal 6.6 V shunt regulator enabling operation from >6 V supplies with dropper resistor, and guaranteed functionality down to VCC = 1 V.

Technical Context

The ADM2914-1SRQZEP-R7 implements four independent comparator channels, each with separate high-threshold (VHx) and low-threshold (VLx) inputs, allowing concurrent undervoltage and overvoltage detection per monitored rail. Thresholds are fixed at 500 mV with ±1.5% accuracy across temperature, referenced to an internal 1 V buffered REF output used as offset for negative-rail monitoring.

Its three-state SEL pin configures polarity of inputs VH3/VL3/VH4/VL4 for positive or negative supply monitoring; LATCH pin enables OV output latching or synchronous assertion; TIMER pin accepts external capacitor (1 nF typical) to set UV/OV timeout from 6 ms to 14 ms; and internal shunt regulator (VSHUNT = 6.6 V) permits direct connection to higher-voltage rails when used with current-limiting resistor.

Key Specifications

Parameter	Value and Actual Design Meaning
VCC Range	2.3 V to 6 V direct supply; >6 V supported via internal 6.6 V shunt regulator with dropper resistor (max ICC = 10 mA)
UV/OV Threshold	500 mV ±1.5% over −55°C to +125°C - enables precise rail margining without external resistive dividers
REF Output	1.000 V ±15 mV, ±1 mA drive - provides stable offset for negative-rail monitoring and external circuit biasing
UV/OV Timeout	8.5 ms typical (6–14 ms range) set by external TIMER capacitor - ensures reliable reset hold time during brownout recovery
Supply Current	62 μA typical at 25°C - supports ultra-low-power system monitoring without loading supply rails
Operating Temp	−55°C to +125°C - qualified for aerospace, defense, and extended-temperature industrial applications
Reset Outputs	Open-drain UV and OV with weak internal pull-up to VCC; both tolerate 16 V external pull-up - enables flexible logic-level interfacing

Pinout & Package

ADM2914-1SRQZEP-R7 is housed in a 16-lead QSOP (RQ-16) package per JEDEC MO-137-AB, with 0.635 mm pitch, 4.90 mm × 3.91 mm body, and 1.27 mm max height.

Pin/Terminal	Circuit Role	Design Meaning
VH1–VH4	Voltage High Input (x4)	Detects undervoltage on positive rails or overvoltage on negative rails; tied to VCC when unused
VL1–VL4	Voltage Low Input (x4)	Detects overvoltage on positive rails or undervoltage on negative rails; tied to GND when unused
UV	Undervoltage Reset Output	Active-low open-drain output with programmable timeout; asserts when any VLx exceeds or VHx drops below 500 mV
OV	Overvoltage Reset Output	Active-low open-drain output; latched low unless cleared by LATCH pin high pulse
REF	Buffered Reference Output	1 V precision output used as offset for negative-rail monitoring; drives ≤1 nF capacitive load
LATCH	OV Latch Clear Input	Active-high input that resets latched OV state; held high for non-latching behavior
SEL	Input Polarity Select	Three-state control (VCC/GND/open) configuring VH3/VL3/VH4/VL4 for positive/negative rail monitoring
TIMER	Reset Timeout Timing Input	Accepts external capacitor to set UV/OV timeout period (6–14 ms); connect to VCC to bypass
VCC	Supply Voltage Input	Power pin with internal 6.6 V shunt regulator; requires dropper resistor for >6 V operation
GND	Ground Reference	Device ground return for all analog and digital functions

Key Features

Feature	Design Value
Quad independent UV/OV monitoring	Four VHx/VLx input pairs enable simultaneous supervision of four distinct rails - including two negative supplies - without external comparators
±1.5% threshold accuracy over temperature	Eliminates need for calibration or trimming in harsh environments; maintains rail margin integrity from −55°C to +125°C
1 V buffered reference output	Provides stable, low-drift offset for monitoring negative voltages (e.g., −3.3 V, −5 V) using standard resistor dividers
Latching OV output with clear function	Ensures fault persistence until explicitly acknowledged via LATCH pin, preventing premature system restart after transient overvoltage
Internal 6.6 V shunt regulator	Enables direct connection to 12 V or 24 V backplanes using only a series dropper resistor - no external LDO required
Glitch-immune comparator inputs	Rejects sub-100 ns transients (Figure 8), preventing false resets during switching noise or ESD events

Applications

Server Supply Monitoring	FPGA Core & I/O Voltage Supervision
Use Scenario: Real-time monitoring of multiple DC/DC converter outputs (e.g., 12 V, 5 V, 3.3 V, 1.2 V) and auxiliary negative rails in rack-mounted servers. IC Role / Device Role / Timing Role: Quad supervisor detects UV/OV faults across primary and auxiliary rails, asserting UV/OV signals to baseboard management controller (BMC) for graceful shutdown or alert logging. Use Value: Prevents data corruption and hardware damage by triggering immediate action upon rail deviation beyond ±2% margin, leveraging ±1.5% threshold accuracy and glitch immunity.	Use Scenario: Ensuring safe power sequencing and continuous health monitoring of FPGA core (e.g., 0.85 V) and I/O banks (e.g., 1.8 V, 3.3 V) in telecom baseband units. IC Role / Device Role / Timing Role: Monitors each rail with dedicated VHx/VLx pair; uses REF output to bias level-shifters for negative auxiliary supplies; UV timeout prevents spurious resets during startup ramp. Use Value: Guarantees FPGA configuration integrity by holding reset until all rails stabilize within spec, with timeout programmable via TIMER capacitor to match FPGA power-good timing requirements.
Telecommunications Equipment	Medical Imaging Power Systems
Use Scenario: Supervising redundant +48 V DC distribution, isolated −48 V bias rails, and intermediate 5 V/3.3 V logic supplies in carrier-grade routers and switches. IC Role / Device Role / Timing Role: SEL pin configures VH3/VL3/VH4/VL4 for −48 V monitoring using REF as offset; OV latch holds alarm until maintenance intervention. Use Value: Enables single-chip supervision of mixed-polarity rails in space-constrained line cards, reducing BOM count and PCB area versus discrete solutions.	Use Scenario: Monitoring high-reliability power subsystems in MRI gradient amplifiers and CT detector modules, where failure must be detected before patient exposure. IC Role / Device Role / Timing Role: Operates across −55°C to +125°C to survive sterilization cycles and chassis heating; latched OV output triggers interlock disable on overvoltage event. Use Value: Meets IEC 62304 Class C software safety requirements via deterministic fault detection, latch persistence, and traceable reset timing (8.5 ms ±2.5 ms).

Server Supply Monitoring

FPGA Core & I/O Voltage Supervision

Use Scenario: Real-time monitoring of multiple DC/DC converter outputs (e.g., 12 V, 5 V, 3.3 V, 1.2 V) and auxiliary negative rails in rack-mounted servers.

IC Role / Device Role / Timing Role: Quad supervisor detects UV/OV faults across primary and auxiliary rails, asserting UV/OV signals to baseboard management controller (BMC) for graceful shutdown or alert logging.

Use Value: Prevents data corruption and hardware damage by triggering immediate action upon rail deviation beyond ±2% margin, leveraging ±1.5% threshold accuracy and glitch immunity.

Use Scenario: Ensuring safe power sequencing and continuous health monitoring of FPGA core (e.g., 0.85 V) and I/O banks (e.g., 1.8 V, 3.3 V) in telecom baseband units.

IC Role / Device Role / Timing Role: Monitors each rail with dedicated VHx/VLx pair; uses REF output to bias level-shifters for negative auxiliary supplies; UV timeout prevents spurious resets during startup ramp.

Use Value: Guarantees FPGA configuration integrity by holding reset until all rails stabilize within spec, with timeout programmable via TIMER capacitor to match FPGA power-good timing requirements.

Telecommunications Equipment

Medical Imaging Power Systems

Use Scenario: Supervising redundant +48 V DC distribution, isolated −48 V bias rails, and intermediate 5 V/3.3 V logic supplies in carrier-grade routers and switches.

IC Role / Device Role / Timing Role: SEL pin configures VH3/VL3/VH4/VL4 for −48 V monitoring using REF as offset; OV latch holds alarm until maintenance intervention.

Use Value: Enables single-chip supervision of mixed-polarity rails in space-constrained line cards, reducing BOM count and PCB area versus discrete solutions.

Use Scenario: Monitoring high-reliability power subsystems in MRI gradient amplifiers and CT detector modules, where failure must be detected before patient exposure.

IC Role / Device Role / Timing Role: Operates across −55°C to +125°C to survive sterilization cycles and chassis heating; latched OV output triggers interlock disable on overvoltage event.

Use Value: Meets IEC 62304 Class C software safety requirements via deterministic fault detection, latch persistence, and traceable reset timing (8.5 ms ±2.5 ms).

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad voltage supervisor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX6814EEE+T	Quad UV-only supervision; no OV detection; fixed 1.25 V reference; no SEL polarity control; operates to +85°C only	Suitable for cost-sensitive industrial controls where OV monitoring is unnecessary and temperature range is limited	Select MAX6814EEE+T only if OV detection and extended temperature operation are not required
TPS3307-18DGNR	Dual UV/OV supervisor; 1.8 V fixed VCC; no negative rail support; no REF output; no latching OV; −40°C to +125°C	Applicable in lower-complexity systems with two critical rails and no negative supplies	Choose TPS3307-18DGNR when supervising only two rails and board space allows dual ICs instead of quad integration

Compared with MAX6814EEE+T and TPS3307-18DGNR, the ADM2914-1SRQZEP-R7 uniquely delivers quad UV/OV supervision with negative-rail capability, latched OV, and −55°C to +125°C operation - making it the sole option for high-integrity, mixed-polarity, extended-temperature embedded systems requiring single-chip rail health assurance.

Availability

ADM2914-1SRQZEP-R7 is available at Aetrix Electronics and suitable for server supply monitoring, FPGA/DSP core and I/O voltage monitoring, and medical imaging power systems requiring stable component supply across extended temperature ranges and long production lifecycles.

Supply support for ADM2914-1SRQZEP-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, communications, and aerospace markets since 1965.

The ADM2914 product line delivers radiation-hardened and extended-temperature voltage supervisors for mission-critical power monitoring in defense, space, and high-reliability industrial systems - emphasizing accuracy, latch reliability, and mixed-polarity rail support.

FAQ

What is the operating temperature range of the ADM2914-1SRQZEP-R7?

The ADM2914-1SRQZEP-R7 operates across −55°C to +125°C, validated per its enhanced product (EP) qualification. This range is confirmed in the Ordering Guide and Absolute Maximum Ratings table, supporting deployment in aerospace, defense, and under-hood automotive applications where extreme thermal cycling occurs. The ADM2914-1SRQZEP-R7 maintains ±1.5% threshold accuracy and functional reset behavior throughout this full range.

How does the ADM2914-1SRQZEP-R7 monitor negative voltage rails?

The ADM2914-1SRQZEP-R7 monitors negative rails using its 1 V buffered REF output as an offset: for example, to supervise −5 V, REF (1 V) is connected to the negative rail's return path, and VH3/VL3 are biased relative to that reference. The SEL pin configures these inputs for negative-polarity operation, causing VH3 drop to indicate overvoltage and VL3 rise to indicate undervoltage - as defined in Pin Function Descriptions Table 4.

Can the ADM2914-1SRQZEP-R7 be powered directly from a 12 V supply?

Yes - the ADM2914-1SRQZEP-R7 incorporates an internal 6.6 V shunt regulator on the VCC pin. When supplied from 12 V, a dropper resistor must be placed between the 12 V source and VCC to limit current to ≤10 mA (per Absolute Maximum Ratings). The resistor value is calculated as (12 V − 6.6 V)/10 mA = 540 Ω minimum; 620 Ω is recommended for margin. Without this resistor, VCC must remain ≤6 V.

What is the purpose of the LATCH pin on the ADM2914-1SRQZEP-R7?

The LATCH pin on the ADM2914-1SRQZEP-R7 controls whether the OV output remains asserted after an overvoltage event. When LATCH is pulled low, OV latches low until cleared by a high pulse. When LATCH is high, OV behaves synchronously like UV - asserting only while the fault persists. This dual-mode operation allows system designers to choose between persistent fault signaling (for diagnostics) or transient-only response (for fast recovery).

Does the ADM2914-1SRQZEP-R7 require external resistive dividers for rail monitoring?

No - the ADM2914-1SRQZEP-R7 uses fixed 500 mV thresholds on all VHx/VLx inputs, eliminating the need for external resistor dividers when monitoring standard rails (e.g., 3.3 V, 5 V, 12 V) via appropriate scaling. For non-standard rails or negative supplies, dividers may be used in conjunction with the 1 V REF output as a precision offset reference, but the core threshold detection is internal and divider-free.

ADM2914-1SRQZEP-R7 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 16-SSOP (0.154", 3.90mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Programmable:: Not Verified

Type:: Multi-Voltage Supervisor

Number of Voltages Monitored:: 4

Voltage - Threshold:: Adjustable/Selectable

Output:: Open Drain or Open Collector

Reset:: Active Low

Reset Timeout:: 6ms Minimum

Operating Temperature:: -55°C ~ 125°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-QSOP

ADM2914-1SRQZEP-R7 FAQ

1.How can I place an order for ADM2914-1SRQZEP-R7 through Aetrix?

Please submit a Request for Quotation (RFQ) for ADM2914-1SRQZEP-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADM2914-1SRQZEP-R7 reliable?

The price and inventory of ADM2914-1SRQZEP-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM2914-1SRQZEP-R7 is usually 5 days.

3.What payment methods are accepted for ADM2914-1SRQZEP-R7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM2914-1SRQZEP-R7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADM2914-1SRQZEP-R7?

ADM2914-1SRQZEP-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADM2914-1SRQZEP-R7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADM2914-1SRQZEP-R7?

For technical support, including ADM2914-1SRQZEP-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM2914-1SRQZEP-R7 requirements.

6.How does Aetrix verify that ADM2914-1SRQZEP-R7 is sourced from the original manufacturer or authorized distributors?

All ADM2914-1SRQZEP-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM2914-1SRQZEP-R7 meets industry standards.

7.What is the process for return or replacement of ADM2914-1SRQZEP-R7?

All ADM2914-1SRQZEP-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM2914-1SRQZEP-R7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADM2914-1SRQZEP-R7 part is unused and in its original packaging.

Return procedure for ADM2914-1SRQZEP-R7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…