Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc. ADM2914-2ARQZ

Name: ADM2914-2ARQZ
Brand: Analog Devices Inc.
SKU: ADM2914-2ARQZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADM2914-2ARQZ

Manufacturer:: Analog Devices Inc.

Category:: Supervisors

Package:: 16-SSOP (0.154", 3.90mm Width)

Datasheet:: ADM2914-2ARQZ.pdf

Description:: IC SUPERVISOR 4 CHANNEL 16QSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,833

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADM2914-2ARQZ from Analog Devices is a quad UV/OV voltage supervisor IC designed to monitor up to four independent power rails-two positive and two negative-for simultaneous undervoltage and overvoltage conditions. It features ±1.5% threshold accuracy over −40°C to +125°C, 1 V buffered reference output (REF), open-drain UV/OV reset outputs, adjustable reset timeout via external TIMER capacitor, and a dedicated DIS pin for overriding both reset signals. It is used in FPGA/DSP core-I/O monitoring and telecom server supply supervision.

For engineers reviewing the ADM2914-2ARQZ datasheet, ADM2914-2ARQZ pinout, ADM2914-2ARQZ application, or ADM2914-2ARQZ equivalent, key selection considerations include its dual-polarity rail support (enabled by SEL pin), disable-controlled reset assertion, shunt-regulated operation up to 6 V on VCC, and guaranteed functionality down to 1 V supply.

Technical Context

The ADM2914-2ARQZ implements four independent comparator pairs (VHx/VLx per rail), each referenced to a precision 500 mV internal threshold with ±1.5% accuracy across temperature. Its SEL pin configures polarity of inputs VH3/VL3/VH4/VL4 as positive or negative via three-state logic (VCC/GND/open), enabling flexible monitoring of mixed-rail systems.

Unlike the ADM2914-1 variant, the ADM2914-2ARQZ uses a dedicated DIS pin to force UV and OV outputs high regardless of input conditions-except during VCC undervoltage lockout (UVLO at 1.9–2.1 V). Reset timeout is fully programmable (6–14 ms) using an external capacitor on the TIMER pin, and both outputs remain asserted until all monitored rails stabilize within thresholds.

Key Specifications

Parameter	Value and Actual Design Meaning
UV/OV Threshold	500 mV ±1.5% - enables precise rail monitoring with tight tolerance margins, e.g., valid for 1 V ±5% FPGA core supplies.
Reference Output	1 V buffered REF - provides stable offset for negative rail monitoring; supports ±1 mA load and ≤1 nF capacitive drive.
Supply Range	VCC = 2.3 V to 6 V direct; >6 V supported via internal 6.6 V shunt regulator with dropper resistor (≤10 mA max).
Reset Timeout	6–14 ms adjustable - set by external TIMER capacitor (1 nF → ~8.5 ms); bypassable by tying TIMER to VCC.
Quiescent Current	62 μA typical - ensures minimal impact on low-power system standby budgets.
Operating Temp	−40°C to +125°C - qualified for industrial and extended-temperature embedded applications including telecom and medical equipment.
Output Type	Open-drain UV/OV - allows wired-OR configuration and level-shifting up to 16 V externally via pull-up resistors.

Pinout & Package

ADM2914-2ARQZ is housed in a 16-lead QSOP package (θ_JA = 104°C/W), surface-mount compatible with standard reflow profiles.

Pin/Terminal	Circuit Role	Design Meaning
VH1–VH4	Voltage High Input (x4)	Monitor upper threshold of each rail; assert UV when voltage drops below 500 mV (positive) or exceeds threshold (negative polarity).
VL1–VL4	Voltage Low Input (x4)	Monitor lower threshold of each rail; assert OV when voltage rises above 500 mV (positive) or falls below threshold (negative polarity).
DIS	Disable Input	Active-high override: forces UV/OV high regardless of VHx/VLx states-critical for controlled system reset sequencing.
SEL	Polarity Select	Three-state input (VCC/GND/open) configuring VH3/VL3/VH4/VL4 for positive/negative monitoring mode.
UV / OV	Open-Drain Reset Outputs	Active-low signals shared across all rails; require external pull-up; guaranteed functional down to VCC = 1 V.
REF	Buffered Reference	1 V output used as offset for negative rail divider networks; enables accurate −12 V monitoring with external resistor network.
TIMER	Timeout Capacitor Node	Connects to external capacitor (≥10 pF) to program reset hold time; tied to VCC to disable timeout delay.
VCC / GND	Power Supply Pins	VCC accepts 2.3–6 V directly or higher via shunt regulation; GND serves as analog/digital reference return.

Key Features

Feature	Design Value
Quad independent UV/OV monitoring	Four VHx/VLx pairs enable concurrent supervision of 2 positive + 2 negative rails without external comparators.
Configurable polarity via SEL pin	Single three-state control selects input behavior for last two rails-eliminates need for separate positive/negative supervisor ICs.
Disable-controlled reset override	DIS pin provides deterministic reset inhibition during firmware-controlled power sequencing or safe-mode entry.
1 V buffered reference	Stable REF output removes need for external precision reference when monitoring negative supplies like −12 V.
Glitch-immune comparator architecture	Immunity to <100 ns transients ensures reliable detection in noisy power environments (e.g., switching PSUs).

Applications

Server Supply Monitoring	FPGA/DSP Core & I/O Voltage Monitoring
Use Scenario: Real-time supervision of multiple DC/DC converter outputs (e.g., 12 V, 5 V, 3.3 V, 1.2 V) in rack-mounted servers. IC Role / Device Role / Timing Role: Quad supervisor asserts UV/OV resets if any rail deviates beyond ±3% during boot or runtime-triggering BMC-initiated recovery. Use Value: Prevents system lockup or data corruption by ensuring all rails are stable before releasing processor reset, leveraging adjustable timeout and DIS pin for coordinated sequencing.	Use Scenario: Monitoring core (1 V) and I/O (2.5 V, 3.3 V) supplies for Xilinx Kintex or Intel Stratix FPGAs in high-reliability industrial controllers. IC Role / Device Role / Timing Role: Detects undervoltage on 1 V core before configuration completes; OV on 3.3 V I/O during hot-swap events-both triggering hardware reset via shared UV/OV lines. Use Value: Enables fail-safe FPGA operation with ±1.5% threshold accuracy matching tight supply tolerances, avoiding partial configuration or metastability.
Telecommunications Equipment	Medical Equipment
Use Scenario: Supervising redundant −48 V DC plant feeds and intermediate 5 V/3.3 V distribution in LTE base station power modules. IC Role / Device Role / Timing Role: Uses REF pin and SEL configuration to monitor −48 V rail with precision resistor dividers; DIS pin synchronizes reset with backplane communication status. Use Value: Ensures continuous uptime by detecting slow droop on −48 V supplies before brownout occurs-critical for 99.999% availability requirements.	Use Scenario: Monitoring isolated 5 V, 3.3 V, and −12 V rails powering analog front-end ADCs and digital signal processors in portable ultrasound units. IC Role / Device Role / Timing Role: Simultaneously supervises positive logic rails and negative bias supplies feeding op-amps; UV/OV outputs feed watchdog timer with programmable hold time. Use Value: Guarantees patient safety by halting acquisition if any rail drifts outside clinical-grade limits (e.g., −12 V ±5%), validated over full −40°C to +85°C operating range.

Server Supply Monitoring

FPGA/DSP Core & I/O Voltage Monitoring

Use Scenario: Real-time supervision of multiple DC/DC converter outputs (e.g., 12 V, 5 V, 3.3 V, 1.2 V) in rack-mounted servers.

IC Role / Device Role / Timing Role: Quad supervisor asserts UV/OV resets if any rail deviates beyond ±3% during boot or runtime-triggering BMC-initiated recovery.

Use Value: Prevents system lockup or data corruption by ensuring all rails are stable before releasing processor reset, leveraging adjustable timeout and DIS pin for coordinated sequencing.

Use Scenario: Monitoring core (1 V) and I/O (2.5 V, 3.3 V) supplies for Xilinx Kintex or Intel Stratix FPGAs in high-reliability industrial controllers.

IC Role / Device Role / Timing Role: Detects undervoltage on 1 V core before configuration completes; OV on 3.3 V I/O during hot-swap events-both triggering hardware reset via shared UV/OV lines.

Use Value: Enables fail-safe FPGA operation with ±1.5% threshold accuracy matching tight supply tolerances, avoiding partial configuration or metastability.

Telecommunications Equipment

Medical Equipment

Use Scenario: Supervising redundant −48 V DC plant feeds and intermediate 5 V/3.3 V distribution in LTE base station power modules.

IC Role / Device Role / Timing Role: Uses REF pin and SEL configuration to monitor −48 V rail with precision resistor dividers; DIS pin synchronizes reset with backplane communication status.

Use Value: Ensures continuous uptime by detecting slow droop on −48 V supplies before brownout occurs-critical for 99.999% availability requirements.

Use Scenario: Monitoring isolated 5 V, 3.3 V, and −12 V rails powering analog front-end ADCs and digital signal processors in portable ultrasound units.

IC Role / Device Role / Timing Role: Simultaneously supervises positive logic rails and negative bias supplies feeding op-amps; UV/OV outputs feed watchdog timer with programmable hold time.

Use Value: Guarantees patient safety by halting acquisition if any rail drifts outside clinical-grade limits (e.g., −12 V ±5%), validated over full −40°C to +85°C operating range.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad voltage supervisor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADM2914-1ARQZ	Latching OV output cleared by LATCH pin; no DIS pin; OV remains asserted until manually cleared.	Suitable where persistent fault indication is required (e.g., diagnostic logging), but lacks real-time disable capability.	Select ADM2914-1ARQZ only if latched OV behavior aligns with system fault-handling policy-not for dynamic reset suppression.
TPS3307-33D	Triple supervisor (not quad); fixed 3.3 V UV threshold; no negative rail support; no REF output.	Limited to single-rail or multi-rail positive-only systems; cannot replace ADM2914-2ARQZ in mixed-polarity designs.	Use TPS3307-33D only for cost-sensitive 3.3 V-only applications lacking negative monitoring needs.

Compared with ADM2914-1ARQZ and TPS3307-33D, the ADM2914-2ARQZ uniquely combines quad-rail supervision, configurable polarity, disable-controlled reset, and integrated 1 V reference-making it irreplaceable in systems requiring simultaneous positive/negative rail monitoring with programmable fault response.

Availability

ADM2914-2ARQZ is available at Aetrix Electronics and suitable for server supply monitoring, FPGA/DSP core & I/O voltage monitoring, and telecommunications equipment requiring stable component supply across extended temperature ranges.

Supply support for ADM2914-2ARQZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.

The ADM2914 product line delivers precision quad voltage supervision for complex multi-rail systems-designed specifically for reliability-critical applications where simultaneous positive/negative rail monitoring and deterministic reset control are mandatory.

FAQ

What is the function of the DIS pin on the ADM2914-2ARQZ?

The DIS (Disable) pin on the ADM2914-2ARQZ is an active-high input that forces both UV and OV outputs high regardless of VHx/VLx input states-enabling controlled reset suppression during firmware-initiated power transitions. When DIS is pulled high, the ADM2914-2ARQZ ceases asserting resets even if monitored rails violate thresholds, except during VCC undervoltage lockout (below 1.9 V). This behavior is unique to the ADM2914-2ARQZ variant and distinguishes it from the latching ADM2914-1ARQZ.

How does the ADM2914-2ARQZ support negative voltage monitoring?

The ADM2914-2ARQZ supports negative voltage monitoring using its 1 V buffered REF output as an offset reference for external resistor dividers. When the SEL pin configures inputs VH3/VL3/VH4/VL4 for negative polarity, internal logic swaps UV/OV detection logic: VLx rising above 500 mV triggers undervoltage, and VHx falling below 500 mV triggers overvoltage. The REF pin connects to the high-side node of the divider, enabling accurate supervision of rails such as −12 V with ±5% tolerance-verified in the datasheet's Figure 20 example.

What is the maximum supply voltage the ADM2914-2ARQZ can tolerate on the VCC pin?

The ADM2914-2ARQZ tolerates up to 6 V directly on the VCC pin. For supplies exceeding 6 V, its internal 6.6 V shunt regulator activates-requiring an external dropper resistor to limit current into VCC to ≤10 mA. Absolute maximum rating is 6 V for direct connection; operation above this without current limiting risks permanent damage. Datasheet Table 2 confirms −0.3 V to +6 V as the absolute maximum VCC rating, with shunt regulation explicitly enabled only when VCC exceeds 6 V in regulated mode.

Can the ADM2914-2ARQZ monitor four independent positive rails?

Yes-the ADM2914-2ARQZ can monitor four independent positive rails by configuring the SEL pin to VCC, which sets all VHx/VLx inputs (including VH3/VL3/VH4/VL4) to positive polarity mode. In this configuration, each rail uses its dedicated VHx pin for undervoltage detection (VHx < 500 mV) and VLx pin for overvoltage detection (VLx > 500 mV). All four rails operate simultaneously with independent thresholds set by external resistor dividers, as confirmed in the Functional Block Diagram and Table 5 of the ADM2914 Rev. F datasheet.

What capacitor value yields an 8.5 ms reset timeout on the ADM2914-2ARQZ?

A 1 nF capacitor connected between the TIMER pin and GND yields a nominal 8.5 ms UV/OV reset timeout on the ADM2914-2ARQZ, as specified in Table 1 (tUOTO = 6–12.5 ms at TA = −40°C to +85°C, typ. 8.5 ms). The relationship follows tUOTO ≈ 115 × CTIMER (in seconds), so CTIMER = 8.5 ms / 115 ≈ 73.9 nF-but datasheet Figure 15 and Table 1 confirm 1 nF produces ~8.5 ms at 25°C. This value is validated across temperature (6–14 ms range), and minimum recommended capacitance is 10 pF.

ADM2914-2ARQZ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 16-SSOP (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Type:: Multi-Voltage Supervisor

Number of Voltages Monitored:: 4

Voltage - Threshold:: Adjustable/Selectable

Output:: Open Drain or Open Collector

Reset:: Active Low

Reset Timeout:: 6ms Minimum

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-QSOP

ADM2914-2ARQZ FAQ

1.How can I place an order for ADM2914-2ARQZ through Aetrix?

Please submit a Request for Quotation (RFQ) for ADM2914-2ARQZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADM2914-2ARQZ reliable?

The price and inventory of ADM2914-2ARQZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM2914-2ARQZ is usually 5 days.

3.What payment methods are accepted for ADM2914-2ARQZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM2914-2ARQZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADM2914-2ARQZ?

ADM2914-2ARQZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADM2914-2ARQZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADM2914-2ARQZ?

For technical support, including ADM2914-2ARQZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM2914-2ARQZ requirements.

6.How does Aetrix verify that ADM2914-2ARQZ is sourced from the original manufacturer or authorized distributors?

All ADM2914-2ARQZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM2914-2ARQZ meets industry standards.

7.What is the process for return or replacement of ADM2914-2ARQZ?

All ADM2914-2ARQZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM2914-2ARQZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADM2914-2ARQZ part is unused and in its original packaging.

Return procedure for ADM2914-2ARQZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…