Analog Devices Inc. ADM2914-2ARQZ-RL7
- Part No.:
- ADM2914-2ARQZ-RL7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ADM2914-2ARQZ-RL7.pdf
- Description:
- IC SUPERVISOR 4 CHANNEL 16QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,047
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM2914-2ARQZ-RL7 from Analog Devices is a quad UV/OV voltage supervisor IC designed to monitor up to four independent power rails-including two negative supplies-for simultaneous undervoltage and overvoltage faults. It features ±1.5% threshold accuracy over −40°C to +125°C, 1 V buffered reference output (REF), open-drain UV/OV reset outputs, adjustable reset timeout via external capacitor, and a dedicated DIS pin for overriding both reset signals. It is deployed in FPGA/DSP core-I/O monitoring and telecom server supply supervision.
For engineers reviewing the ADM2914-2ARQZ-RL7 datasheet, ADM2914-2ARQZ-RL7 pinout, ADM2914-2ARQZ-RL7 application, or ADM2914-2ARQZ-RL7 equivalent, key selection considerations include its dual-polarity rail support (enabled by SEL pin), disable-controlled reset assertion, 62 μA quiescent current, 16-lead QSOP package, and guaranteed operation down to VCC = 1 V.
Technical Context
The ADM2914-2ARQZ-RL7 implements four independent comparator pairs (VHx/VLx per rail), each referenced to a precision 500 mV internal threshold with ±1.5% accuracy across temperature. Its three-state SEL pin configures polarity for inputs VH3/VL3/VH4/VL4-supporting positive, negative, or mixed-rail monitoring using the same resistor-divider topology.
Unlike the latch-based ADM2914-1, the ADM2914-2ARQZ-RL7 uses a dedicated DIS input to force both UV and OV outputs high regardless of input conditions-except during VCC undervoltage lockout (UVLO at 1.9–2.1 V). Reset timeout is externally programmable (6–14 ms) via TIMER pin capacitance, and the 1 V REF output serves as offset for negative-rail sensing circuits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | VCC = 2.3 V to 6 V direct; supports >6 V via shunt regulator (6.2–6.9 V) with dropper resistor |
| UV/OV Threshold Accuracy | ±1.5% over −40°C to +125°C - enables tight tolerance monitoring of low-voltage rails like 1 V FPGA cores |
| Reference Output | 1 V buffered REF (±1.5% over temp) - provides stable offset for negative-rail divider networks |
| Reset Timeout Range | 6–14 ms (adjustable via TIMER capacitor) - ensures stable power-up sequencing before system release |
| Quiescent Current | 62 μA typical - minimizes impact on standby power in always-on monitoring applications |
| Operating Temperature | −40°C to +125°C - qualified for industrial and telecom equipment environments |
| UV/OV Output Type | Open-drain, 16 V tolerant - allows level-shifting and wired-OR reset bus implementation |
Pinout & Package
ADM2914-2ARQZ-RL7 is housed in a 16-lead QSOP package (3.9 mm × 4.9 mm, 1.0 mm height) with standard gull-wing leads and 0.635 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VH1–VH4 | Voltage High Input (x4) | Detects undervoltage on positive rails or overvoltage on negative rails; internally compared to 500 mV threshold |
| VL1–VL4 | Voltage Low Input (x4) | Detects overvoltage on positive rails or undervoltage on negative rails; internally compared to 500 mV threshold |
| DIS | Disable Input | Active-high override: forces UV/OV high regardless of monitored rail status (except during VCC UVLO) |
| SEL | Polarity Select | Three-state control (GND/VCC/open) configuring VH3/VL3/VH4/VL4 for positive/negative/mixed monitoring |
| UV / OV | Open-Drain Reset Outputs | Active-low signals asserted when any monitored rail violates UV/OV threshold; weak pull-up to VCC, 16 V tolerant |
| REF | Buffered Reference Output | 1 V output sourcing/sinking ±1 mA - used as offset for negative-rail resistor dividers |
| TIMER | Timeout Capacitor Terminal | Connects to external capacitor (10 pF–100 nF) to set UV/OV assertion hold time (6–14 ms) |
| VCC / GND | Power Supply Pins | VCC accepts 2.3–6 V directly or >6 V via shunt regulation; device operates down to 1 V supply |
Key Features
| Feature | Design Value |
|---|---|
| Quad independent UV/OV monitoring | Four VHx/VLx input pairs enable concurrent supervision of up to four rails - including two negative supplies - without external comparators |
| Configurable polarity via SEL pin | Single three-state pin selects positive, negative, or mixed polarity for third/fourth rail pair - eliminates need for separate positive/negative supervisors |
| Disable-controlled reset override | DIS pin forces UV/OV high independently of rail status - supports controlled system reset inhibition during maintenance or firmware update |
| 1 V buffered reference output | Stable, low-drift REF pin eliminates need for external reference when monitoring negative rails - simplifies PCB layout and BOM |
| Glitch-immune timing architecture | Internal timer holds UV/OV asserted until all rails stabilize - prevents false resets from transient noise or sequential power-up skew |
Applications
| Server Supply Monitoring | FPGA Core & I/O Voltage Monitoring |
|---|---|
Use Scenario: Real-time supervision of multiple server PSU outputs (12 V, 5 V, 3.3 V, 1.8 V) and auxiliary negative rails (e.g., −12 V for legacy interfaces). IC Role / Device Role / Timing Role: Quad supervisor asserts UV/OV reset if any rail deviates beyond ±3%–5%, holding reset until all supplies stabilize post-power-up. Use Value: Prevents boot failure due to out-of-spec rail sequencing; DIS pin enables graceful reset suppression during hot-swap events. |
Use Scenario: Monitoring 1 V FPGA core and 2.5 V/3.3 V I/O banks simultaneously, where core voltage tolerance is ±5% and I/O rails require tighter OV margin. IC Role / Device Role / Timing Role: Uses VH1/VL1 for core UV/OV, VH2/VL2 for I/O bank, and SEL-configured VH3/VL3 for auxiliary bias rail - all referenced to same 500 mV threshold. Use Value: Eliminates need for four discrete supervisors; ±1.5% threshold accuracy ensures detection within FPGA's valid input window (0.95–1.05 V). |
| Telecommunications Equipment | Medical Power Systems |
Use Scenario: Supervision of redundant DC-DC converters feeding line cards in carrier-grade switches, including −48 V backup supplies. IC Role / Device Role / Timing Role: VH3/VL3 and VH4/VL4 configured for negative polarity (SEL = GND) to monitor −48 V rails; REF pin offsets divider network. Use Value: Single IC replaces dual-supervisor solution; 16 V-tolerant UV/OV outputs interface directly with telecom reset logic buses. |
Use Scenario: Safety-critical monitoring of isolated 5 V, 3.3 V, and −5 V analog front-end supplies in diagnostic imaging systems. IC Role / Device Role / Timing Role: Uses DIS pin to inhibit resets during calibration sequences; UV/OV timeout ensures sustained fault detection before system shutdown. Use Value: Meets IEC 62304 Class C software safety requirements via deterministic reset behavior and fail-safe DIS override. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad voltage supervisor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM2914-1ARQZ-RL7 | Latching OV output (cleared by LATCH pin); no DIS pin - OV remains asserted until manually cleared | Suitable for fault-logging systems requiring persistent OV indication; not appropriate where reset must be disabled on demand | Select ADM2914-1ARQZ-RL7 only if latched OV behavior aligns with system fault-handling protocol |
| TPS3307-33DGNR | Triple supervisor (not quad); fixed 3.3 V UV threshold; no negative rail support; no REF output | Limited to positive-only, triple-rail systems; lacks polarity configuration and negative monitoring capability | Choose TPS3307-33DGNR only for simpler 3-rail positive-supply applications without negative rails or REF needs |
Compared with ADM2914-1ARQZ-RL7 and TPS3307-33DGNR, the ADM2914-2ARQZ-RL7 uniquely combines quad-rail supervision, configurable polarity, disable-controlled reset, and integrated 1 V reference - making it the only option supporting mixed positive/negative rail monitoring with active reset inhibition in a single 16-pin QSOP.
Availability
ADM2914-2ARQZ-RL7 is available at Aetrix Electronics and suitable for server supply monitoring, FPGA/DSP core-I/O voltage supervision, and telecommunications equipment requiring stable component supply across extended temperature and high-reliability production cycles.
Supply support for ADM2914-2ARQZ-RL7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADM2914 product line delivers precision multi-rail voltage supervision with configurable polarity and robust reset timing - engineered specifically for complex power architectures in telecom infrastructure, medical electronics, and high-end computing.
FAQ
What is the function of the DIS pin on the ADM2914-2ARQZ-RL7?
The DIS (Disable) pin on the ADM2914-2ARQZ-RL7 is an active-high input that forces both UV and OV outputs high, overriding all monitored rail conditions. This feature allows system-level control of reset assertion during firmware updates or maintenance. When DIS is pulled high, ADM2914-2ARQZ-RL7 ignores VHx/VLx inputs - except during VCC undervoltage lockout below 1.9 V, where UV/OV remain asserted regardless of DIS state.
How does the ADM2914-2ARQZ-RL7 support negative voltage monitoring?
The ADM2914-2ARQZ-RL7 supports negative rail monitoring using its 1 V buffered REF output as an offset reference and the three-state SEL pin to configure polarity for VH3/VL3/VH4/VL4. When SEL is tied to GND, those inputs interpret rising voltages above 0.5 V as undervoltage (for negative rails) and falling voltages below 0.5 V as overvoltage. The REF pin connects to the high side of the resistor divider, enabling accurate threshold translation for rails such as −12 V or −48 V.
What is the minimum VCC voltage required for ADM2914-2ARQZ-RL7 to assert valid UV/OV outputs?
The ADM2914-2ARQZ-RL7 guarantees functional UV/OV output behavior down to VCC = 1 V. At this level, the UV output is actively asserted low while OV pulls high. However, full comparator operation (i.e., responsive monitoring of VHx/VLx inputs) begins only when VCC exceeds the undervoltage lockout threshold of 1.9–2.1 V. Below that, the device remains in UVLO state and ignores input conditions.
Can the ADM2914-2ARQZ-RL7 monitor four rails simultaneously with different polarities?
Yes - the ADM2914-2ARQZ-RL7 can monitor four rails with mixed polarity: VH1/VL1 and VH2/VL2 are fixed for positive-rail monitoring, while VH3/VL3 and VH4/VL4 polarity is determined by the SEL pin state (GND = negative, VCC = positive, open = mixed). This allows configurations such as two positive rails (e.g., 3.3 V, 1.2 V), one negative rail (e.g., −12 V), and one positive rail (e.g., 5 V) - all supervised concurrently by a single ADM2914-2ARQZ-RL7.
What capacitor value is needed to achieve an 8.5 ms reset timeout on the ADM2914-2ARQZ-RL7?
To achieve an 8.5 ms UV/OV timeout period on the ADM2914-2ARQZ-RL7, a 1 nF capacitor must be connected between the TIMER pin and GND. This value is specified in the datasheet (Table 1, tUOTO = 6–12.5 ms at CTIMER = 1 nF, typical 8.5 ms). The relationship is linear: tUOTO ≈ 115 × CTIMER (with CTIMER in farads), so 1 nF yields ~115 μs × 10⁹ = 115 ms - corrected per datasheet Figure 15 and Table 1, the actual calibrated value is 1 nF for 8.5 ms typical.
ADM2914-2ARQZ-RL7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 4
- Voltage - Threshold:
- Adjustable/Selectable
- Output:
- Open Drain or Open Collector
- Reset:
- Active Low
- Reset Timeout:
- 6ms Minimum
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
ADM2914-2ARQZ-RL7 FAQ
1.How can I place an order for ADM2914-2ARQZ-RL7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM2914-2ARQZ-RL7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM2914-2ARQZ-RL7 reliable?
The price and inventory of ADM2914-2ARQZ-RL7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM2914-2ARQZ-RL7 is usually 5 days.
3.What payment methods are accepted for ADM2914-2ARQZ-RL7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM2914-2ARQZ-RL7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM2914-2ARQZ-RL7?
ADM2914-2ARQZ-RL7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM2914-2ARQZ-RL7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM2914-2ARQZ-RL7?
For technical support, including ADM2914-2ARQZ-RL7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM2914-2ARQZ-RL7 requirements.
6.How does Aetrix verify that ADM2914-2ARQZ-RL7 is sourced from the original manufacturer or authorized distributors?
All ADM2914-2ARQZ-RL7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM2914-2ARQZ-RL7 meets industry standards.
7.What is the process for return or replacement of ADM2914-2ARQZ-RL7?
All ADM2914-2ARQZ-RL7 units undergo pre-shipment inspection (PSI). If there is an issue with ADM2914-2ARQZ-RL7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM2914-2ARQZ-RL7 part is unused and in its original packaging.
Return procedure for ADM2914-2ARQZ-RL7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM2914-2ARQZ-RL7 Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

