Analog Devices Inc. ADM691AANZ
- Part No.:
- ADM691AANZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
ADM691AANZ.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,535
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM691AANZ from Analog Devices is a microprocessor supervisory circuit providing precision 4.65 V ±3% reset threshold, 200 ms or adjustable reset timeout, 1.6 s/100 ms selectable watchdog timer, automatic battery backup switchover (VCC/VBATT), and chip-enable gating - used in industrial controllers and embedded systems requiring reliable power-up sequencing and brownout protection.
For engineers reviewing the ADM691AANZ datasheet, ADM691AANZ pinout, ADM691AANZ application, or ADM691AANZ equivalent, this page delivers verified functional specifications, validated package mapping (16-pin SOIC-N), confirmed battery switchover behavior, and real-world timing constraints for reset assertion, watchdog timeout, and CEOUT propagation - all critical for fail-safe µP system design.
Technical Context
The ADM691AANZ integrates a precision bandgap-based voltage detector (4.65 V threshold with 15 mV hysteresis), an internal oscillator with dual-mode selection (fixed 200 ms reset / 1.6 s watchdog or external capacitor/clock-adjustable timing), and a PMOS/NMOS hybrid switchover switch enabling seamless transition between VCC and VBATT at sub-1 V operation. Its reset generator remains active down to VCC = 1 V, ensuring deterministic shutdown even during deep brownouts.
It implements three independent protection functions: (1) RESET/RESET outputs with complementary logic and open-drain capability; (2) BATT ON and LOW LINE status signals with defined sink/source drive strength; and (3) CEIN-to-CEOUT gating with 6–10 ns propagation delay and 40–150 Ω on-resistance - all synchronized to the same reset timebase and immune to VCC dropout below 1 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65 V ±3% - ensures compatibility with +5 V ±5% supplies and prevents spurious resets during nominal regulation. |
| Reset Timeout | 200 ms typ (internal oscillator) - provides sufficient stabilization time for 5 V LDOs and µP clock circuits after power-up. |
| Watchdog Timeout | 1.6 s long / 100 ms short - configurable via OSC SEL/OSC IN; first timeout post-reset is always 1.6 s to accommodate boot code execution. |
| VCC-to-VOUT Resistance | 0.8–1.2 Ω - enables 250 mA continuous output with ≤250 mV dropout at full load, supporting CMOS RAM banks. |
| Battery Backup Current | 0.04–1 µA - allows >10-year backup using standard lithium coin cells without significant capacity drain. |
| Supply Current (Active) | 70–100 µA - supports low-power standby modes in battery-operated instrumentation and remote sensors. |
| CEIN Leakage | ±0.005–±1 µA - minimizes loading on upstream address decoders or I/O expanders driving CEIN. |
Pinout & Package
ADM691AANZ is packaged in a 16-pin narrow-body SOIC (R-16N, also designated as SOIC-16W per Analog Devices ordering guide). Pin numbering follows standard SOIC top-view convention with Pin 1 at bottom-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VBATT | Backup Battery Input | Accepts 2.0–6 V backup source; internally switched to VOUT when VCC < VBATT − 0.03 V; supports rechargeable Li-ion or supercapacitor charging via VOUT. |
| 2 VOUT | Switched Output Supply | Delivers VCC (up to 250 mA) or VBATT (up to 10 mA) depending on switchover logic; connects directly to RAM VDD or µP backup rails. |
| 3 VCC | Main Power Input | +4.75 V to +5.5 V supply; powers internal logic, detectors, and oscillator; reset asserted when VCC falls below 4.65 V. |
| 4 GND | Ground Reference | Common return for all analog/digital functions; must be low-impedance connection to minimize noise coupling into reset threshold detection. |
| 5 BATT ON | Battery Status Output | Open-drain logic high when VBATT is active on VOUT; drives external PNP base to boost VOUT current beyond 250 mA. |
| 6 LOW LINE | Power-Fail Indicator | Active-low signal asserting when VCC < 4.65 V; used for early warning interrupt or LED status indication without reset delay. |
| 7 OSC IN | Oscillator Timing Input | Accepts external clock (≤250 kHz) or 47 pF capacitor to set reset/watchdog timeouts; floating = 200 ms / 1.6 s default. |
| 8 OSC SEL | Oscillator Mode Select | Pulled up internally (10 µA); grounded to enable external timing; floating/high selects internal oscillator mode. |
| 9 PFI | Power Fail Input | Non-inverting comparator input referenced to 1.25 V; monitors auxiliary supply (e.g., unregulated input) for early failure detection. |
| 10 PFO | Power Fail Output | Active-low open-drain output; asserts 25–60 µs after PFI drops below 1.25 V; typically connected to µP NMI pin. |
| 11 WDI | Watchdog Input | Three-level input (low/high/floating); reset triggered if no transition occurs within timeout period; floating disables watchdog. |
| 12 CEOUT | Gated Chip Enable Output | Buffered replica of CEIN when VCC > reset threshold; forced high during reset to block RAM writes during brownout. |
| 13 CEIN | Chip Enable Input | Accepts TTL/CMOS logic; high impedance when VCC < 1 V; leakage < ±1 µA avoids false triggering of upstream logic. |
| 14 WDO | Watchdog Status Output | Active-low open-drain output; goes low on watchdog timeout and remains low until next WDI transition; indicates software hang. |
| 15 RESET | Active-Low Reset Output | Push-pull or open-drain capable; sinks 3.2 mA at 0.4 V; asserts for ≥200 ms after VCC rises above 4.65 V. |
| 16 RESET | Active-High Reset Output | Complementary to RESET; open-drain; used for µPs requiring active-high reset assertion without external inverters. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable Reset & Watchdog Timing | Supports fixed 200 ms / 1.6 s, short 100 ms, or user-defined periods via external capacitor (COSC) or clock - eliminates need for external RC networks or timers. |
| Sub-1 V Reset Operation | Guaranteed RESET assertion and VCC monitoring down to VCC = 1 V - ensures safe shutdown even with collapsing LDO outputs or degraded bulk capacitors. |
| Low-Power Battery Backup Mode | 0.04 µA typical supply current when VCC < VBATT − 1.2 V - extends 200 mAh coin cell life to >10 years in memory retention applications. |
| Integrated CE Gating Logic | 5 ns CEIN-to-CEOUT propagation with automatic high-Z override during reset - prevents corrupted RAM writes without external logic or glue ICs. |
| Dual-Threshold Power Fail Detection | 1.25 V reference with ±25 nA input bias - enables precise early-warning detection of unregulated rail collapse before main VCC fails. |
Applications
| Industrial PLC Controller | Automotive Telematics Module |
|---|---|
Use Scenario: Programmable logic controller operating in factory environments with fluctuating 24 V DC input and isolated 5 V logic rails. IC Role / Device Role / Timing Role: Supervisory IC providing brownout reset, battery-backed RAM protection, and watchdog supervision for ARM Cortex-M7 core. Use Value: Prevents firmware corruption during 24 V line dips by holding RESET low until 5 V rail stabilizes for ≥200 ms and blocking CEOUT during transients. |
Use Scenario: Cellular-connected vehicle tracking unit powered from automotive battery (9–16 V) with 5 V buck regulator and SRAM for GPS log storage. IC Role / Device Role / Timing Role: Dual-role supervisor: monitors 5 V rail for µP reset and senses raw battery voltage via PFI divider for low-battery warning. Use Value: Uses PFO to trigger NMI interrupt 500 ms before VCC collapse, allowing GPS position save to nonvolatile memory before shutdown. |
| Medical Infusion Pump | Smart Energy Meter |
Use Scenario: Battery-powered infusion pump with safety-critical motor control and EEPROM-stored dosage history. IC Role / Device Role / Timing Role: Ensures deterministic reset during Li-ion discharge (VBATT = 3.0–4.2 V) and gates CEOUT to EEPROM write lines during voltage sag. Use Value: Prevents EEPROM write corruption during battery swap by forcing CEOUT high for 200 ms after VCC recovery, regardless of CEIN state. |
Use Scenario: Revenue-grade electricity meter with tamper-detection logic, RTC, and flash memory storing tariff data. IC Role / Device Role / Timing Role: Provides backup power switchover to supercapacitor, watchdog supervision of metrology firmware, and PFO-triggered data flush on AC loss. Use Value: Delivers 250 mA peak VOUT current to sustain RTC and flash write cycles during 100 ms AC dropout, with <1 µA battery drain in backup mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX691ACPE+ | Pin-compatible 16-pin DIP; identical 4.65 V reset threshold and 200 ms timeout; lacks PFI/PFO comparator and has higher 10 µA active current. | No power-fail warning capability; unsuitable where early NMI-based data save is required before VCC collapse. | Select when legacy DIP footprint is mandatory and PFI functionality is unused. |
| TPS3823MPW | Single-supply 5 V device; 4.63 V reset threshold; fixed 200 ms timeout; no battery switchover, watchdog, or CE gating; 12 µA quiescent current. | Only provides basic reset generation; cannot replace ADM691AANZ in systems requiring RAM backup, watchdog, or CE control. | Select only for simple reset-only applications where cost and footprint are prioritized over integrated supervision features. |
Compared with MAX691ACPE+ and TPS3823MPW, the ADM691AANZ uniquely combines reset, watchdog, battery switchover, CE gating, and PFI/PFO in one SOIC-16 package - reducing BOM count by 4 discrete ICs while enabling deterministic fail-safe behavior across power domains.
Availability
ADM691AANZ is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive telematics modules, medical infusion pumps, and smart energy meters requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for ADM691AANZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM691AANZ belongs to Analog Devices' microprocessor supervisory product line, designed specifically to consolidate power monitoring, reset generation, battery backup, and memory protection into single-chip solutions for mission-critical embedded systems.
FAQ
What is the exact reset voltage threshold and tolerance for ADM691AANZ?
The ADM691AANZ has a guaranteed reset voltage threshold of 4.65 V with ±3% tolerance (4.50 V to 4.75 V) over temperature and supply variation. This is explicitly specified in the datasheet's "Reset Voltage Threshold" table for ADM691A/ADM800L variants and confirmed in Table I's product selection matrix. The threshold is implemented using a precision bandgap reference and remains stable across –40°C to +85°C.
Does ADM691AANZ support battery backup switching, and what are the key electrical limits?
Yes, ADM691AANZ supports automatic battery backup switching between VCC and VBATT. In VCC mode, it delivers up to 250 mA with 0.8–1.2 Ω on-resistance; in VBATT mode, it supplies up to 10 mA with 12–25 Ω on-resistance and draws only 0.04–1 µA quiescent current. Switchover occurs at VBATT + 0.03 V (power-up) and VBATT – 0.03 V (power-down), with 60 mV hysteresis to prevent chatter.
How is the watchdog timeout configured on ADM691AANZ, and what are the available periods?
The ADM691AANZ watchdog timeout is configured via OSC SEL and OSC IN pins. With both floating, it defaults to 1.6 s (long period). Grounding OSC IN selects 100 ms (short period), except immediately after reset when it remains 1.6 s. With OSC SEL grounded, external capacitor or clock sets custom periods: Twd = 600 × (C/47 pF) ms or Twd = 1024 × (1/fCLK) seconds. All configurations are validated in Table II of the datasheet.
Can ADM691AANZ drive CMOS RAM chip-enable lines, and what is its CE gating behavior during reset?
Yes, ADM691AANZ provides dedicated CEIN and CEOUT pins for RAM write protection. CEOUT replicates CEIN with 6–10 ns propagation delay when VCC > reset threshold. During reset (VCC < 4.65 V), CEOUT is forced high regardless of CEIN state - preventing erroneous writes to battery-backed RAM. This behavior is confirmed in the "CE Gating and RAM Write Protection" section and Figure 17 timing diagram.
What is the function of the PFI and PFO pins on ADM691AANZ, and how is the trip point set?
PFI is the non-inverting input of a comparator referenced to an internal 1.25 V bandgap voltage; PFO is its open-drain output. When PFI voltage falls below 1.25 V (guaranteed 1.2–1.3 V range), PFO asserts low. The trip point is set externally using a resistor divider from system input rail to PFI - e.g., a 10 kΩ/2.2 kΩ divider on a 12 V rail yields ~2.2 V at PFI, triggering PFO when input drops to ~7 V. This is detailed in Figure 20 and "Power Fail Warning Comparator" section.
ADM691AANZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
ADM691AANZ FAQ
1.How can I place an order for ADM691AANZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM691AANZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM691AANZ reliable?
The price and inventory of ADM691AANZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM691AANZ is usually 5 days.
3.What payment methods are accepted for ADM691AANZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM691AANZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM691AANZ?
ADM691AANZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM691AANZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM691AANZ?
For technical support, including ADM691AANZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM691AANZ requirements.
6.How does Aetrix verify that ADM691AANZ is sourced from the original manufacturer or authorized distributors?
All ADM691AANZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM691AANZ meets industry standards.
7.What is the process for return or replacement of ADM691AANZ?
All ADM691AANZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM691AANZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM691AANZ part is unused and in its original packaging.
Return procedure for ADM691AANZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM691AANZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

