Analog Devices Inc. ADM691AARN
- Part No.:
- ADM691AARN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADM691AARN.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,461
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM691AARN from Analog Devices is a microprocessor supervisory circuit providing precision 4.65 V ±3% reset threshold, 200 ms or adjustable reset timeout, 100 ms/1.6 s selectable watchdog timer, automatic battery backup switchover (VCC/VBATT), and chip enable gating - all in a 16-lead narrow SOIC package. It ensures reliable power-up/down/brownout reset, RAM write protection, and early power-fail warning in embedded control systems.
For engineers reviewing the ADM691AARN datasheet, ADM691AARN pinout, ADM691AARN application, or ADM691AARN equivalent, this device supports critical design tasks including µP reset timing validation, battery-backed memory integrity assurance, watchdog timeout configuration via OSC IN/OSC SEL, and PFI-based early power-fail interrupt generation for NMI-driven data save routines.
Technical Context
The ADM691AARN integrates a precision bandgap voltage detector (4.65 V threshold with 15 mV hysteresis), an internal oscillator with dual watchdog modes (100 ms short / 1.6 s long), and a bidirectional battery switchover switch with <0.8 Ω VCC-to-VOUT on-resistance and 7 Ω VBATT-to-VOUT resistance. Its CE gating circuit provides 6–10 ns propagation delay and 40–150 Ω ON-resistance between CEIN and CEOUT.
Reset assertion remains active down to VCC = 1 V; in battery backup mode, supply current drops to 0.04 µA typical, and RESET output stays low while WDI, OSC IN, and OSC SEL are disabled. The 1.25 V PFI comparator operates independently during backup if VCC ≥ VBATT – 1.2 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65 V ±3% - precisely matches +5 V ±5% supplies; guarantees reset assertion before µP instability. |
| Reset Timeout | 200 ms typical (adjustable) - holds µP in reset long enough for power and clock stabilization post-power-up. |
| Watchdog Timeout | 100 ms (short) or 1.6 s (long), selectable via OSC IN/OSC SEL - enables flexible software execution monitoring. |
| Battery Switchover | VCC-to-VOUT RON = 0.8–1.2 Ω; VBATT-to-VOUT RON = 12–25 Ω - supports up to 250 mA from VCC, low-dropout backup at µA-level quiescent current. |
| CE Gating Delay | 6–10 ns propagation delay - preserves timing-critical chip enable signals during normal operation. |
| PFI Comparator | 1.25 V threshold with ±25 nA input current - enables accurate, low-loading early power-fail detection using external resistor dividers. |
| Operating Temp | –40°C to +85°C - qualified for industrial embedded and automotive control environments. |
Pinout & Package
ADM691AARN is housed in a 16-lead narrow SOIC (R-16N) package, 7.5 mm × 5.3 mm, 1.27 mm pitch, gull-wing leads. Pin 1 is VBATT; pin 4 is GND; pin 15/16 are complementary open-drain RESET outputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 VBATT | Backup battery input | Connects to Li coin cell or supercapacitor; enables seamless switchover when VCC fails. |
| 2 VOUT | Switched output rail | Delivers VCC or VBATT to RAM; supports 250 mA continuous load from VCC, µA standby from battery. |
| 3 VCC | +5 V main supply input | Primary power source; monitored for reset generation and CE gating logic. |
| 4 GND | Ground reference | Common return for all analog/digital functions; must be low-impedance for noise immunity. |
| 5 BATT ON | Battery status indicator & PNP base driver | Logic-high when VBATT powers VOUT; drives external PNP for >250 mA backup current. |
| 6 LOW LINE | VCC undervoltage flag | Asserts low immediately when VCC drops below 4.65 V - faster than RESET for early warning. |
| 7 OSC IN | Oscillator input/control | Selects watchdog/reset timing: grounded = 100 ms WD, floating = 1.6 s WD, capacitor-driven = adjustable. |
| 8 OSC SEL | Oscillator mode select | Floating/high = internal oscillator; low = external clock/capacitor mode. |
| 9 PFI | Power fail input | Noninverting input to 1.25 V comparator; used with resistor divider to trigger PFO before VCC reset threshold. |
| 10 PFO | Power fail output | Active-low interrupt signal to µP NMI - initiates data save before full power loss. |
| 11 WDI | Watchdog input | Three-level input (low/mid/high); reset triggered if no transition occurs within watchdog timeout period. |
| 12 CEOUT | Gated chip enable output | Follows CEIN when VCC is valid; forced high during reset to block RAM writes. |
| 13 CEIN | Chip enable input | Directly controls CEOUT; tied to µP CE or RAM CS line for write-protection coordination. |
| 14 WDO | Watchdog status output | Active-low flag indicating WD timeout; resets high on next WDI transition - useful for debug logging. |
| 15 RESET | Active-low reset output | Open-drain, drives µP RESET; held low ≥200 ms after VCC recovery. |
| 16 RESET | Active-high reset output | Complementary to pin 15; used with µPs requiring active-high reset assertion. |
Key Features
| Feature | Design Value |
|---|---|
| Low-power battery backup | 0.04 µA typical supply current in backup mode - extends coin-cell life to years in infrequently powered systems. |
| Adjustable reset & watchdog timing | Supports external capacitor (COSC) or clock source - enables precise tuning of Treset = 1200×(C/47 pF) and TWD = 600×(C/47 pF). |
| RAM write protection | CEOUT forced high during reset - prevents corrupted writes to CMOS RAM/EEPROM during brownouts. |
| Early power-fail warning | PFI/PFO pair with 1.25 V reference - allows configurable trip point (e.g., 7 V input) with 25 µs response for NMI-triggered save routines. |
| Robust reset under low VCC | Operates down to VCC = 1 V - ensures µP remains held in reset even during deep brownout conditions. |
Applications
| Industrial PLC Controller | Automotive Body Control Module |
|---|---|
Use Scenario: Power monitoring and safe shutdown during engine cranking-induced voltage sag (6–10 V drop to 4.2 V). IC Role / Device Role / Timing Role: ADM691AARN generates immediate LOW LINE alert at 4.65 V, triggers PFO-driven NMI to store fault logs, then asserts RESET if VCC falls further. Use Value: Prevents EEPROM corruption and enables deterministic recovery after cranking transients without external supervision logic. |
Use Scenario: Maintaining SRAM state during ignition-off battery drain and cold-cranking events. IC Role / Device Role / Timing Role: ADM691AARN switches VOUT from VCC to VBATT (coin cell) at VBATT + 30 mV threshold, sustaining 250 mA RAM supply with <100 mV dropout. Use Value: Guarantees zero-data-loss memory retention across 15-year vehicle lifecycle with <1 µA battery leakage. |
| Medical Infusion Pump | Point-of-Sale Terminal |
Use Scenario: Ensuring fail-safe shutdown and audit trail preservation during AC power interruption. IC Role / Device Role / Timing Role: ADM691AARN uses PFI to monitor unregulated DC input, asserting PFO 10 ms before VCC reset threshold to initiate encrypted log flush to FRAM. Use Value: Meets IEC 62304 Class C requirement for deterministic power-loss response without firmware dependency. |
Use Scenario: Protecting transaction data during unexpected mains failure in retail kiosks. IC Role / Device Role / Timing Role: ADM691AARN's watchdog monitors µP heartbeat; unresponsive firmware triggers 200 ms RESET pulse to force controlled reboot and journal rollback. Use Value: Eliminates need for external CPLD-based watchdog, reducing BOM cost and board area by 35%. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX691ACPE+ | Same 4.65 V reset threshold, 200 ms timeout, and 16-pin DIP package; lacks TSSOP option and has higher 50 µA standby current. | Preferred where legacy through-hole assembly or MIL-STD-883 screening is required; not suitable for space-constrained SOIC layouts. | Select MAX691ACPE+ only for DIP-based redesigns or military-grade qualification needs. |
| TPS3823DBVR | Lower 3.08 V reset threshold, fixed 200 ms timeout, no battery switchover or watchdog; SOT-23-5 package. | Applicable only for basic reset-only functions in low-voltage systems; cannot replace ADM691AARN's integrated backup, CE gating, or watchdog features. | Choose TPS3823DBVR only for cost-sensitive, single-function reset applications without battery or watchdog requirements. |
Compared with MAX691ACPE+, ADM691AARN offers 20× lower battery backup current and SOIC/TSSOP packaging flexibility; versus TPS3823DBVR, it delivers full supervisory integration - eliminating 3–4 discrete components in µP systems requiring RAM backup, watchdog, and power-fail warning.
Availability
ADM691AARN is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive body control modules, medical infusion pumps, and point-of-sale terminals requiring stable component supply, long-term lifecycle support, and guaranteed industrial temperature operation.
Supply support for ADM691AARN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM691AARN belongs to Analog Devices' microprocessor supervisory IC product line, designed specifically to consolidate reset, watchdog, battery switchover, CE gating, and power-fail warning into a single IC for resource-constrained embedded systems.
FAQ
What is the reset voltage threshold accuracy of the ADM691AARN?
The ADM691AARN features a guaranteed reset voltage threshold of 4.65 V ±3%, meaning the actual trip point falls between 4.50 V and 4.75 V across temperature and supply variations. This tight tolerance ensures compatibility with +5 V ±5% power supplies and prevents premature or delayed reset assertion in industrial applications where supply regulation is marginal.
How does the ADM691AARN handle battery backup switchover during power failure?
The ADM691AARN automatically switches VOUT from VCC to VBATT when VCC drops below VBATT + 0.03 V during power-down, with 60 mV hysteresis to prevent chatter. In battery mode, VOUT delivers VBATT – 0.15 V at 5 mA (VBATT = 2.0 V), with typical supply current of 0.04 µA - enabling multi-year operation from a CR2032 coin cell in memory-retention applications.
Can the watchdog timeout period of the ADM691AARN be adjusted, and how?
Yes, the ADM691AARN watchdog timeout can be set to 100 ms, 1.6 s, or made adjustable using an external capacitor on OSC IN. With OSC SEL floating and OSC IN grounded, timeout is 100 ms; with both pins floating, it is 1.6 s; with OSC SEL low and a capacitor (C) from OSC IN to GND, timeout = 600 × (C/47 pF) ms - enabling precise tuning from ~100 ms to several seconds.
What is the function of the CEIN and CEOUT pins on the ADM691AARN?
CEIN accepts the microprocessor's chip enable or write signal; CEOUT replicates it with 6–10 ns delay during normal operation but forces high during reset or brownout - blocking writes to battery-backed CMOS RAM or EEPROM. This prevents data corruption when VCC is unstable, and eliminates need for external logic to gate memory access during power transitions.
Does the ADM691AARN support early power-fail detection, and how is it implemented?
Yes, the ADM691AARN implements early power-fail detection via its PFI (Power Fail Input) and PFO (Power Fail Output) pins. PFI compares an external voltage (e.g., from a resistor divider on the unregulated input) against an internal 1.25 V reference; when PFI falls below 1.25 V, PFO asserts low within 25–60 µs to trigger an NMI interrupt, allowing the µP to save critical data before VCC crosses the 4.65 V reset threshold.
ADM691AARN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
ADM691AARN FAQ
1.How can I place an order for ADM691AARN through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM691AARN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM691AARN reliable?
The price and inventory of ADM691AARN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM691AARN is usually 5 days.
3.What payment methods are accepted for ADM691AARN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM691AARN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM691AARN?
ADM691AARN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM691AARN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM691AARN?
For technical support, including ADM691AARN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM691AARN requirements.
6.How does Aetrix verify that ADM691AARN is sourced from the original manufacturer or authorized distributors?
All ADM691AARN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM691AARN meets industry standards.
7.What is the process for return or replacement of ADM691AARN?
All ADM691AARN units undergo pre-shipment inspection (PSI). If there is an issue with ADM691AARN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM691AARN part is unused and in its original packaging.
Return procedure for ADM691AARN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM691AARN Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

