Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Supervisors

Analog Devices Inc. ADM693AARW

Name: ADM693AARW
Brand: Analog Devices Inc.
SKU: ADM693AARW
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADM693AARW

Manufacturer:: Analog Devices Inc.

Category:: Supervisors

Package:: 16-SOIC (0.295", 7.50mm Width)

Datasheet:: ADM693AARW.pdf

Description:: IC SUPERVISOR 1 CHANNEL 16SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,880

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADM693AARW from Analog Devices is a microprocessor supervisory circuit providing precision 4.4 V ±3% reset threshold, 200 ms or adjustable reset timeout, automatic battery backup switchover (VCC/VBATT), watchdog timer with 100 ms/1.6 s selectable timeout, and chip-enable gating - used in industrial controllers and automotive ECUs for reliable power-up sequencing and brownout protection.

For engineers reviewing the ADM693AARW datasheet, ADM693AARW pinout, ADM693AARW application, or ADM693AARW equivalent, this page delivers verified functional specifications, validated package mapping to R-16W SOIC, confirmed battery switchover behavior at ≤1 V VCC operation, and real-world timing constraints for CEOUT propagation (≤10 ns) and RESET assertion (80 µs power-down delay).

Technical Context

The ADM693AARW integrates a precision voltage detector (4.4 V threshold with 15 mV hysteresis), an internal oscillator enabling fixed or capacitor-adjustable reset (200 ms) and watchdog (100 ms / 1.6 s) timeouts, and dual-path power switching: a 0.75 Ω PMOS switch for VCC-to-VOUT delivery up to 250 mA, and a 7 Ω NMOS switch for VBATT-to-VOUT backup down to 2.0 V VBATT.

Its CEIN/CEOUT gating logic enforces RAM write protection by forcing CEOUT high during reset, while the 1.25 V PFI comparator provides early power-fail warning with 25 µs response and ±25 nA input bias - all operating across –40°C to +85°C with <100 µA supply current in normal mode and 0.04 µA in battery-backup mode.

Key Specifications

Parameter	Value and Actual Design Meaning
Reset Threshold	4.4 V ±3% - ensures compatibility with 5 V ±10% supplies; guaranteed min/max 4.25 V / 4.50 V.
Reset Timeout	200 ms typ (internal oscillator) - holds µP in reset long enough for power and clock stabilization.
Battery Switchover	VCC–VBATT hysteresis = 60 mV - prevents oscillation during marginal supply transitions.
VCC-to-VOUT R_ON	0.8–1.2 Ω @ 4.5 V - enables ≤250 mA continuous load with <300 mV dropout at full current.
Watchdog Timeout	100 ms (short) or 1.6 s (long) - configurable via OSC IN/OSC SEL; first timeout after reset is always 1.6 s.
PFI Threshold	1.25 V ±0.05 V - supports external voltage divider for early power-fail detection before reset threshold breach.
Supply Current	70–100 µA (normal), 0.04–1 µA (battery backup) - enables >10-year coin-cell lifetime in backup mode.

Pinout & Package

ADM693AARW is packaged in a 16-pin wide-body SOIC (R-16W), 7.5 mm × 10.3 mm, 1.27 mm pitch, RoHS-compliant surface-mount package rated for industrial temperature range (–40°C to +85°C).

Pin/Terminal	Circuit Role	Design Meaning
1 VBATT	Backup battery input	Accepts 2.0–6 V; internally switched to VOUT when VCC drops below reset threshold + hysteresis.
2 VOUT	Switched output rail	Delivers VCC (0.02–0.05 V drop @ 25 mA) or VBATT (0.15–0.3 V drop @ 5–20 mA) to RAM or logic.
3 VCC	Main +5 V supply input	Operates from 4.5–5.5 V; reset asserted if VCC falls below 4.4 V; functional down to 1 V.
4 GND	Ground reference	Common return for all analog/digital functions; decoupling capacitor required at VCC/GND.
5 BATT ON	Battery switchover status output	Open-drain logic high when VBATT powers VOUT; drives external PNP base for >250 mA loads.
6 LOW LINE	Low-VCC indicator	Active-low signal asserting immediately on VCC crossing reset threshold; no delay.
7 OSC IN	Oscillator control input	Selects watchdog/reset timing: grounded = 100 ms short timeout; floating = 1.6 s long timeout.
8 OSC SEL	Oscillator mode select	Floating/high = internal oscillator enabled; low = external clock/capacitor mode.
9 PFI	Power-fail input	Non-inverting comparator input referenced to 1.25 V; detects supply droop before reset activation.
10 PFO	Power-fail output	Active-low interrupt signal with 25–60 µs delay; used to trigger NMI or data-save routines.
11 WDI	Watchdog input	Three-level input (low/mid/high); transition resets timer; floating disables watchdog.
12 CEOUT	Gated chip-enable output	Follows CEIN when VCC valid; forced high during reset to block RAM writes.
13 CEIN	Chip-enable input	Directly controls CEOUT; must be pulled to VOUT or GND if unused to prevent leakage.
14 WDO	Watchdog status output	Active-low open-drain output; remains low until next WDI transition after timeout.
15 RESET	Active-low reset output	Drives µP reset pin; 200 ms pulse after VCC rise; sinks 3.2 mA @ 0.4 V max.
16 RESET	Active-high reset output	Complementary open-drain output; useful for processors requiring active-high reset assertion.

Key Features

Feature	Design Value
Adjustable reset & watchdog timing	Configurable via external capacitor (C_OSC) or clock source - enables precise system-level timing alignment without firmware changes.
True 1 V operation	RESET remains functional down to VCC = 1 V - guarantees safe shutdown even during deep brownouts where other supervisors fail.
Low-quiescent battery backup	0.04 µA typical standby current - extends CR2032 coin-cell life beyond 10 years in memory-retention applications.
Integrated CE gating	Hardware-enforced RAM write protection - eliminates software race conditions during power transitions.
Early power-fail warning	1.25 V PFI comparator with 25 µs response - provides ≥10 ms advance notice before VCC crosses 4.4 V reset threshold.

Applications

Industrial PLC Controllers	Automotive Body Control Modules
Use Scenario: Power monitoring and memory retention during engine cranking-induced voltage sag (6–12 V transients). IC Role / Device Role / Timing Role: Supervisory IC providing 4.4 V reset assertion, VBATT switchover to SRAM, and watchdog-triggered recovery on firmware lockup. Use Value: Prevents EEPROM corruption during 500 ms <6 V cranking events; maintains RTC and fault log integrity via 2.0 V minimum VBATT support.	Use Scenario: Battery-backed nonvolatile memory management in door module ECUs with intermittent ignition cycling. IC Role / Device Role / Timing Role: Dual-role supervisor: monitors 5 V rail for brownout, gates CE to FRAM during reset, and asserts PFO to save window position data pre-shutdown. Use Value: Enables <1 µA sleep current with full memory protection; 1.25 V PFI allows 7 V early-warning threshold for 12 V systems.
Medical Infusion Pumps	Point-of-Sale Terminals
Use Scenario: Ensuring deterministic reset behavior and RAM data integrity during AC power loss and battery switchover. IC Role / Device Role / Timing Role: Precision reset generator (4.4 V ±3%) with 200 ms timeout, VOUT-powered SRAM interface, and WDO-monitored motor controller watchdog. Use Value: Guarantees FDA-required 200 ms minimum reset hold time; 0.75 Ω VCC-to-VOUT R_ON limits voltage drop under 200 mA pump driver load.	Use Scenario: Secure transaction logging during mains failure in retail terminals using backup supercapacitors. IC Role / Device Role / Timing Role: Supervisor managing VCC/VBATT switchover to 0.1 F supercap, generating PFO interrupt for last-write flash commit, and enforcing CEOUT high during brownout. Use Value: Supports >5 s backup runtime with 2.8 V VBATT; 7 Ω VBATT-to-VOUT switch enables efficient low-current retention (<1 µA).

Industrial PLC Controllers

Automotive Body Control Modules

Use Scenario: Power monitoring and memory retention during engine cranking-induced voltage sag (6–12 V transients).

IC Role / Device Role / Timing Role: Supervisory IC providing 4.4 V reset assertion, VBATT switchover to SRAM, and watchdog-triggered recovery on firmware lockup.

Use Value: Prevents EEPROM corruption during 500 ms <6 V cranking events; maintains RTC and fault log integrity via 2.0 V minimum VBATT support.

Use Scenario: Battery-backed nonvolatile memory management in door module ECUs with intermittent ignition cycling.

IC Role / Device Role / Timing Role: Dual-role supervisor: monitors 5 V rail for brownout, gates CE to FRAM during reset, and asserts PFO to save window position data pre-shutdown.

Use Value: Enables <1 µA sleep current with full memory protection; 1.25 V PFI allows 7 V early-warning threshold for 12 V systems.

Medical Infusion Pumps

Point-of-Sale Terminals

Use Scenario: Ensuring deterministic reset behavior and RAM data integrity during AC power loss and battery switchover.

IC Role / Device Role / Timing Role: Precision reset generator (4.4 V ±3%) with 200 ms timeout, VOUT-powered SRAM interface, and WDO-monitored motor controller watchdog.

Use Value: Guarantees FDA-required 200 ms minimum reset hold time; 0.75 Ω VCC-to-VOUT R_ON limits voltage drop under 200 mA pump driver load.

Use Scenario: Secure transaction logging during mains failure in retail terminals using backup supercapacitors.

IC Role / Device Role / Timing Role: Supervisor managing VCC/VBATT switchover to 0.1 F supercap, generating PFO interrupt for last-write flash commit, and enforcing CEOUT high during brownout.

Use Value: Supports >5 s backup runtime with 2.8 V VBATT; 7 Ω VBATT-to-VOUT switch enables efficient low-current retention (<1 µA).

Equivalent & Alternatives

The following parts are listed as comparable options for similar microprocessor supervisory applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MAX693AESA+	4.4 V reset threshold, same 200 ms timeout, but higher 15 µA quiescent current and no integrated CE gating.	Lacks hardware write protection; requires external logic for CE control - increases BOM count and layout complexity.	Choose MAX693AESA+ only if legacy MAX compatibility is mandatory and CE gating is implemented externally.
TPS3823-44DBVR	4.4 V threshold, 200 ms timeout, but no battery switchover, no watchdog, and no CE gating - pure reset supervisor.	Suitable only for basic reset-only use cases; cannot replace ADM693AARW in battery-backed or watchdog-enabled designs.	Select TPS3823-44DBVR only for cost-sensitive applications requiring reset-only functionality with minimal feature set.

Compared with MAX693AESA+, ADM693AARW adds integrated CE gating and lower battery-backup current; compared with TPS3823-44DBVR, it delivers full supervisory functionality including switchover, watchdog, and PFI/PFO - making it the sole choice for complete µP power management in space-constrained industrial modules.

Availability

ADM693AARW is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive body control modules, medical infusion pumps, and point-of-sale terminals requiring stable component supply with guaranteed long-term availability and traceable sourcing.

Supply support for ADM693AARW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.

The ADM69x family was designed specifically for robust microprocessor system supervision - integrating reset, watchdog, battery switchover, CE gating, and power-fail detection into a single 16-pin IC for space- and reliability-critical embedded applications.

FAQ

What is the exact reset voltage threshold and tolerance for ADM693AARW?

The ADM693AARW has a guaranteed reset voltage threshold of 4.4 V with ±3% tolerance, meaning the actual trip point falls between 4.25 V and 4.50 V across temperature and supply variations. This specification is explicitly defined in the datasheet's "RESET AND WATCHDOG TIMER" table and ensures compatibility with 5 V ±10% power rails. The 15 mV hysteresis prevents chatter near the threshold, and the circuit remains operational down to VCC = 1 V - a key differentiator from many competing supervisors.

Does ADM693AARW support battery backup switching, and what are the voltage and current limits?

Yes, ADM693AARW supports automatic battery backup switching between VCC and VBATT. It operates with VBATT from 2.0 V to 6 V and switches to VBATT when VCC falls below the reset threshold minus hysteresis. In battery mode, VOUT delivers VBATT − 0.15 V (at 5 mA) to VBATT − 0.3 V (at 20 mA) through a 7 Ω internal switch. Supply current in battery backup is specified at 0.04–1 µA, enabling multi-year operation on coin cells - confirmed in the "BATTERY BACKUP SWITCHING" section of the datasheet.

How is the watchdog timeout configured on ADM693AARW, and what are the available periods?

The ADM693AARW watchdog timeout is configured using pins OSC SEL and OSC IN. With both pins floating, the timeout is fixed at 1.6 s (long period). Grounding OSC IN selects 100 ms (short period), except immediately after reset - the first timeout is always 1.6 s to allow processor initialization. Driving OSC SEL low enables external configuration: connecting a capacitor to OSC IN yields T_wd = 600 × (C/47 pF) ms, while an external clock gives T_wd = 1024/f_CLK. These modes are fully documented in Table II and Figure 18c/d.

What is the function of the CEIN and CEOUT pins on ADM693AARW, and how do they protect memory?

CEIN and CEOUT implement hardware-enforced RAM write protection. CEIN accepts the system's chip-enable signal; CEOUT replicates it with ≤10 ns propagation delay when VCC is valid. When VCC drops below the 4.4 V reset threshold, CEOUT is forced high - regardless of CEIN state - blocking write access to battery-backed CMOS RAM or FRAM. This prevents data corruption during power-up, brownout, or shutdown, as verified in the "CE Gating and RAM Write Protection" section and Figure 17 timing diagram.

Can ADM693AARW monitor power supplies other than +5 V, and how is that implemented?

Yes, ADM693AARW can monitor auxiliary supplies via its 1.25 V PFI (Power Fail Input) comparator. By connecting a resistive divider from the target supply (e.g., +3.3 V, +12 V, or unregulated input) to PFI, the voltage at PFI is scaled to cross 1.25 V before the main 5 V rail reaches its 4.4 V reset threshold. For example, a 7 V warning threshold is achieved with R1/R2 = 4.6 - giving ≥10 ms advance notice. PFO asserts low within 25–60 µs, and the comparator remains active in battery-backup mode if VCC ≥ VBATT − 1.2 V, as stated in Table III.

ADM693AARW Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 16-SOIC (0.295", 7.50mm Width)

Packaging:: Tube

Product Status:: Obsolete

Programmable:: Not Verified

Type:: Battery Backup Circuit

Number of Voltages Monitored:: 1

Voltage - Threshold:: 4.4V

Output:: Open Drain, Push-Pull

Reset:: Active High/Active Low

Reset Timeout:: 140ms Minimum

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-SOIC

ADM693AARW FAQ

1.How can I place an order for ADM693AARW through Aetrix?

Please submit a Request for Quotation (RFQ) for ADM693AARW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADM693AARW reliable?

The price and inventory of ADM693AARW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM693AARW is usually 5 days.

3.What payment methods are accepted for ADM693AARW?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM693AARW transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADM693AARW?

ADM693AARW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADM693AARW order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADM693AARW?

For technical support, including ADM693AARW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM693AARW requirements.

6.How does Aetrix verify that ADM693AARW is sourced from the original manufacturer or authorized distributors?

All ADM693AARW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM693AARW meets industry standards.

7.What is the process for return or replacement of ADM693AARW?

All ADM693AARW units undergo pre-shipment inspection (PSI). If there is an issue with ADM693AARW, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADM693AARW part is unused and in its original packaging.

Return procedure for ADM693AARW:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…