Analog Devices Inc. ADM693ARZ
- Part No.:
- ADM693ARZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ADM693ARZ.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,641
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM693ARZ from Analog Devices is a 16-pin SOIC microprocessor supervisory circuit providing precision reset generation (4.4 V threshold), adjustable watchdog timeout (100 ms / 1.6 s / user-configurable), battery backup switchover (2.0–4.0 V VBATT range), CE signal gating (5 ns propagation), and power-fail warning (1.3 V PFI comparator). It ensures reliable system startup, brownout recovery, and RAM data integrity in industrial controllers.
For engineers reviewing the ADM693ARZ datasheet, ADM693ARZ pinout, ADM693ARZ application, or ADM693ARZ equivalent, this page delivers verified specifications, validated pin functions, real-world use cases for battery-backed systems, and confirmed alternative parts with documented functional differences.
Technical Context
The ADM693ARZ integrates a precision voltage detector (4.4 V ±0.15 V), dual-mode watchdog timer (internal oscillator or external clock/capacitor), and bidirectional battery switchover circuit with 70 mV turn-on and 50 mV turn-off thresholds. Its CE gating logic forces CEOUT high during VCC undervoltage, preventing spurious writes to CMOS RAM.
It features three dedicated status outputs-BATT ON (active-high battery selection indicator), LOW LINE (active-low VCC monitor), and WDO (watchdog timeout flag)-plus separate RESET (active-low) and RESET (active-high) outputs. All digital outputs drive ≥1.6 mA sink at VCC ≥ 4.25 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.4 V typical (guaranteed 4.25–4.48 V); compatible with ±10% 5 V supplies. |
| Reset Pulse Width | 50 ms nominal (adjustable via OSC IN/OSC SEL); holds µP in reset long enough for power & clock stabilization. |
| Watchdog Timeout | 100 ms (short) or 1.6 s (long); configurable via OSC IN logic level or external capacitor/clock. |
| Battery Switchover Range | VBATT = 2.0–4.0 V; switches VOUT to VBATT when VCC drops below VBATT + 50 mV (power-down) or rises above VBATT + 70 mV (power-up). |
| VOUT Drive Capability | 100 mA max at ≤0.5 V dropout; supports direct CMOS RAM supply without external pass transistor. |
| Supply Current (Active) | 1.95 mA max at IOUT = 100 mA; enables low-power operation in always-on monitoring circuits. |
| Standby Current (Battery Mode) | 1 µA max at VCC = 0 V, VBATT = 2.8 V; preserves backup battery life for years in storage. |
| CE Propagation Delay | 5–9 ns; ensures sub-10 ns gating of chip enable signals to prevent memory corruption during brownout. |
Pinout & Package
ADM693ARZ is housed in a 16-lead SOIC (R-16) package with 1.27 mm pitch, JEDEC MS-012AC compliant, and rated for –40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground reference | Common return for all analog/digital functions; must be low-impedance connection to system ground plane. |
| VBATT | Backup battery input | Accepts 2.0–4.0 V rechargeable or primary battery; internally compared to VCC for switchover control. |
| VOUT | Switched output rail | Delivers VCC or VBATT (whichever is higher) to RAM; supports up to 100 mA load with <0.5 V dropout. |
| PFI | Power fail input | Non-inverting input to 1.3 V comparator; used to monitor unregulated input or regulated rail via external divider. |
| PFO | Power fail output | Active-low open-drain output; asserts before VCC crosses reset threshold to trigger NMI or save critical data. |
| WDO | Watchdog output | Active-low status flag; goes low on watchdog timeout and resets only on next WDI transition or VCC undervoltage. |
| VCC | Main supply input | +5 V nominal supply; powers internal circuitry and enables VOUT-to-VCC conduction path. |
| RESET | Active-low reset output | Drives µP reset pin directly; guaranteed active down to VCC = 1 V; 50 ms pulse width (adjustable). |
| BATT ON | Battery select indicator | Active-high open-drain output; sinks 35 mA; drives base of external PNP to boost VOUT current beyond 100 mA. |
| LOW LINE | VCC monitor output | Active-low signal indicating VCC < reset threshold; returns high immediately upon VCC recovery. |
| OSC IN | Oscillator input | Accepts external clock (0–250 kHz) or 47 pF capacitor to set reset/watchdog timing; overrides internal oscillator when OSC SEL = low. |
| OSC SEL | Oscillator mode select | Internal 3 µA pull-up; floating/high enables internal oscillator; low enables external timing source. |
| RESET | Active-high reset output | Inverted complement of RESET; intended for processors requiring active-high reset assertion. |
| CEIN | Chip enable input | Logic input gated to CEOUT; forced high during VCC undervoltage to block memory writes. |
| CEOUT | Gated chip enable output | Buffered CEIN with 5 ns delay; tracks CEIN when VCC > reset threshold; forced high otherwise. |
| WDI | Watchdog input | Three-level input (biased to 38% VCC); toggling required every ≤70 ms (short mode) to prevent reset assertion. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable reset & watchdog timing | Configurable via OSC SEL/OSC IN to support diverse µP initialization sequences and watchdog service intervals. |
| Dual reset outputs (RESET / RESET) | Eliminates need for external inverter; supports both active-low and active-high microprocessor reset requirements. |
| Sub-10 ns CE gating | Prevents write corruption during power transients by forcing CEOUT high within 9 ns of VCC crossing reset threshold. |
| Low-dropout battery switchover | 1.5 Ω on-resistance (VCC path) and 20 Ω (VBATT path) minimize voltage loss, enabling stable RAM retention at 2.0 V VBATT. |
| Integrated power-fail comparator | 1.3 V reference with <1 µs response time provides early warning (ms before reset) for controlled shutdown and data save. |
| 0.6 µA battery-backup supply current | Extends lithium or supercapacitor backup life to >10 years in standby; includes <0.1 µA VBATT charging current. |
Applications
| Industrial PLC Controller | Automotive Telematics Module |
|---|---|
Use Scenario: Maintains SRAM contents during engine cranking-induced 5 V rail dip (down to 3.5 V for 100 ms). IC Role / Device Role / Timing Role: Supervisory IC asserting RESET and forcing CEOUT high to freeze memory access until VCC recovers above 4.4 V. Use Value: Prevents firmware corruption and preserves calibration data across repeated cold-crank events. |
Use Scenario: Powers GPS/Bluetooth memory during ignition-off battery drain while preserving CAN bus wake capability. IC Role / Device Role / Timing Role: Battery switchover controller delivering 2.8 V from coin cell to RAM; BATT ON drives PNP to extend hold-up time. Use Value: Enables instant resume from sleep without full boot sequence; reduces average system current to <1 µA. |
| Medical Infusion Pump | Smart Energy Meter |
Use Scenario: Detects AC mains failure and initiates safe motor shutdown while saving dose history to nonvolatile RAM. IC Role / Device Role / Timing Role: Power-fail warning (PFI/PFO) triggers NMI interrupt; RESET holds MCU in reset until backup capacitor discharges. Use Value: Meets IEC 62304 Class C safety requirement for deterministic fault response within 10 ms of power loss. |
Use Scenario: Monitors 5 V DC-DC output in utility meter; asserts RESET if rail sags below 4.4 V during surge events. IC Role / Device Role / Timing Role: Precision reset supervisor with 40 mV hysteresis prevents chatter during marginal voltage conditions. Use Value: Eliminates false resets caused by line noise; guarantees clean restart after transient overvoltage recovery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX693AESA+ | Same 16-pin SOIC package; 4.40 V reset threshold; fixed 200 ms reset pulse; no adjustable watchdog. | Lacks OSC IN/OSC SEL pins; cannot configure watchdog timeout or reset width; simpler layout but less flexible timing. | Select when design requires only basic reset + battery switchover without programmable timing. |
| TPS3823MPW | 3-pin SOT-23 package; 4.40 V threshold; fixed 200 ms reset; no battery switchover or CE gating. | Minimalist solution for reset-only function; no VOUT, VBATT, CEIN/CEOUT, or WDO pins; unsuitable for RAM backup systems. | Select only for space-constrained designs needing reset supervision alone, not full supervisory functionality. |
Compared with MAX693AESA+ and TPS3823MPW, ADM693ARZ uniquely combines adjustable timing, dual reset polarity, CE gating, and integrated battery switchover in a single 16-pin SOIC-enabling compact, robust, and field-upgradable supervisory designs where RAM data integrity and flexible watchdog behavior are mandatory.
Availability
ADM693ARZ is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive telematics modules, and medical infusion pumps requiring stable component supply with guaranteed long-term availability and traceable sourcing.
Supply support for ADM693ARZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM690–ADM695 family was designed specifically for microprocessor system reliability-integrating reset, watchdog, battery switchover, CE gating, and power-fail detection into single-chip solutions for mission-critical embedded applications.
FAQ
What is the guaranteed reset voltage threshold range for ADM693ARZ?
The ADM693ARZ has a guaranteed reset voltage threshold range of 4.25 V to 4.48 V at +25°C, with typical value 4.4 V. This specification ensures compatibility with 5 V ±10% power supplies and remains stable across the full –40°C to +85°C operating temperature range per datasheet Figure 13. The 40 mV hysteresis prevents oscillation during slow VCC transitions. ADM693ARZ uses this precise threshold to assert RESET reliably before µP operation becomes unstable.
How does ADM693ARZ handle battery switchover during power-down?
During power-down, ADM693ARZ switches VOUT from VCC to VBATT when VCC falls 50 mV below VBATT, with 20 mV hysteresis to prevent chattering. In battery backup mode, VOUT delivers VBATT – 0.02 V at 250 µA load, and supply current drops to ≤1 µA. The BATT ON output goes high to indicate VBATT is active, and CEOUT is forced high to block memory writes. ADM693ARZ maintains these states until VCC recovers above VBATT + 70 mV.
Can ADM693ARZ generate an adjustable reset pulse width?
Yes, ADM693ARZ supports adjustable reset pulse width via OSC SEL and OSC IN pins. With OSC SEL floating or high, connecting OSC IN low selects 50 ms (typical); with OSC SEL low, an external capacitor on OSC IN sets pulse width as 260 ms × C/47 pF. This configurability allows alignment with µP-specific reset timing requirements. ADM693ARZ implements this using its internal oscillator or external RC network-no additional components needed beyond the capacitor.
What is the purpose of the CEIN and CEOUT pins on ADM693ARZ?
The CEIN and CEOUT pins implement hardware-enforced memory write protection: CEOUT is a gated replica of CEIN with 5 ns propagation delay during normal operation, but is forced high whenever VCC falls below the 4.4 V reset threshold. This instantly disables chip enable to battery-backed CMOS RAM, preventing corrupted writes during brownout. ADM693ARZ uses this feature to guarantee data integrity without software intervention or external logic.
Does ADM693ARZ provide both active-low and active-high reset outputs?
Yes, ADM693ARZ provides two independent reset outputs: RESET (active-low) and RESET (active-high), both asserted simultaneously when VCC drops below threshold or watchdog times out. The active-high output eliminates need for external inverters in systems requiring high-true reset signals. ADM693ARZ drives both outputs with guaranteed voltage levels-RESET ≤ 0.4 V at 1.6 mA sink, RESET ≥ 3.5 V at 1 µA source-ensuring direct interface to modern µPs.
ADM693ARZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.4V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
ADM693ARZ FAQ
1.How can I place an order for ADM693ARZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM693ARZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM693ARZ reliable?
The price and inventory of ADM693ARZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM693ARZ is usually 5 days.
3.What payment methods are accepted for ADM693ARZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM693ARZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM693ARZ?
ADM693ARZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM693ARZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM693ARZ?
For technical support, including ADM693ARZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM693ARZ requirements.
6.How does Aetrix verify that ADM693ARZ is sourced from the original manufacturer or authorized distributors?
All ADM693ARZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM693ARZ meets industry standards.
7.What is the process for return or replacement of ADM693ARZ?
All ADM693ARZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM693ARZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM693ARZ part is unused and in its original packaging.
Return procedure for ADM693ARZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM693ARZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

