My Inquiry
My Account
Analog Devices Inc. ADM695ANZ
- Part No.:
- ADM695ANZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
ADM695ANZ.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:273
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM695ANZ from Analog Devices is a 16-pin DIP microprocessor supervisory circuit providing precision reset generation (200 ms nominal), battery backup switchover, adjustable watchdog timer (100 ms / 1.6 s / user-configurable), power-fail warning (1.3 V threshold), and chip-enable gating (5 ns propagation). It asserts RESET down to VCC = 1 V and supports up to 100 mA VOUT drive for CMOS RAM in industrial systems requiring robust power monitoring.
For engineers reviewing the ADM695ANZ datasheet, ADM695ANZ pinout, ADM695ANZ application, or ADM695ANZ equivalent, this page delivers verified specifications, validated pin functions, confirmed industrial-temperature operation (–40°C to +85°C), and real-world design context for microprocessor reset, battery switchover, and watchdog timing integration.
Technical Context
The ADM695ANZ integrates a precision 4.65 V reset voltage comparator with 40 mV hysteresis, an internal oscillator selectable between 100 ms and 1.6 s watchdog timeout periods, and configurable reset pulse width via OSC IN/OSC SEL pins. Its battery switchover circuit uses dual PMOS switches (1.5 Ω normal mode, 20 Ω backup mode) with 70 mV turn-on and 50 mV turn-off thresholds.
It features three independent logic outputs-RESET (active low), RESET (active high), and WDO (watchdog status)-plus dedicated BATT ON and LOW LINE signals. CEIN-to-CEOUT gating operates with 5 ns delay during valid VCC and forces CEOUT high during brownout, enabling hardware write protection for battery-backed RAM without software intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65 V (guaranteed 4.5 V to 4.73 V); ensures compatibility with ±5% 5 V supplies and stable reset assertion during brownout. |
| Reset Pulse Width | 200 ms nominal (adjustable via OSC IN/OSC SEL); provides sufficient stabilization time for slow-starting microprocessors and peripherals. |
| Watchdog Timeout | 100 ms or 1.6 s (selectable); allows fast fault detection or extended initialization windows depending on system firmware behavior. |
| VOUT Drive Capability | 100 mA max at VCC – 0.5 V; powers CMOS RAM banks directly without external pass transistors under normal operation. |
| Battery Switchover Drop | VOUT = VBATT – 0.02 V @ 250 µA; minimizes voltage loss during backup, preserving RAM retention voltage margin. |
| Standby Current | 0.6 µA typical in battery backup mode (VCC = 0 V, VBATT = 2.8 V); extends lithium or supercapacitor backup runtime significantly. |
| CE Propagation Delay | 5 ns typical; enables real-time hardware write protection of memory during power transitions without timing violations. |
Pinout & Package
ADM695ANZ is supplied in a 16-pin plastic DIP (N-16) package with 0.3-inch body width and standard through-hole mounting. Pin spacing is 0.1 inch, compatible with industry-standard PCB footprints and socketing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground reference | Common return path for all analog and digital functions; must be low-impedance connection to system ground plane. |
| VBATT | Backup battery input | Accepts 2.0 V to 4.25 V backup source; internally compared to VCC to trigger switchover when VCC drops below VBATT – 70 mV. |
| VOUT | Switched output | Delivers VCC or VBATT (whichever is higher) to RAM; rated for 100 mA continuous load with <0.5 V dropout at full current. |
| PFI | Power fail input | Noninverting comparator input referenced to 1.3 V; used to monitor regulated/unregulated supply via external divider for early power-loss warning. |
| PFO | Power fail output | Active-low open-drain output; asserts when PFI < 1.3 V, typically connected to µP NMI or interrupt line for controlled shutdown. |
| WDO | Watchdog status output | Active-low signal indicating watchdog timeout; resets only on next WDI transition, enabling reliable fault logging. |
| VCC | Main supply input | +5 V nominal (4.75 V to 5.5 V operating range); powers all internal circuits and defines reset threshold reference. |
| RESET | Active-low reset output | Drives microprocessor RESET pin; remains asserted until VCC > 4.65 V + hysteresis and holds low down to VCC = 1 V. |
| BATT ON | Battery active indicator | Active-high output signaling VBATT is active; sinks 35 mA and can directly drive base of external PNP transistor for >100 mA VOUT. |
| LOW LINE | Low-VCC indicator | Active-low signal asserting when VCC < 4.65 V; returns high immediately upon VCC recovery-no delay or hysteresis. |
| OSC IN | Oscillator configuration | Accepts external clock (0–250 kHz) or capacitor (47 pF typical) to adjust reset/watchdog timing; internal 10.24 kHz oscillator when floating. |
| OSC SEL | Oscillator mode select | High/floating = internal oscillator; low = external clock/capacitor mode; internal 3 µA pull-up enables default internal timing. |
| RESET | Active-high reset output | Complement of RESET; intended for processors requiring active-high reset assertion without external inverter. |
| CEIN | Chip enable input | Logic input gated to CEOUT; ignored during brownout to force write protection-connect to GND if unused. |
| CEOUT | Gated chip enable output | Buffered CEIN with 5 ns delay during valid VCC; forced high when VCC < reset threshold to prevent memory writes during instability. |
| WDI | Watchdog input | Three-level input (low/mid/high); toggling required within timeout period; disabled if left floating or driven to ~1.9 V (38% of VCC). |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable reset pulse width | Configurable from 50 ms to 200+ ms using external capacitor or clock on OSC IN, enabling optimization for diverse µP boot sequences. |
| Dual-mode watchdog timer | Hardware-selectable 100 ms or 1.6 s timeout with automatic 1.6 s post-reset delay-prevents spurious timeouts during initialization. |
| True battery switchover hysteresis | 70 mV turn-on / 50 mV turn-off differential prevents oscillation during slow VCC decay near VBATT, ensuring clean RAM power handoff. |
| Zero-latency CE gating | 5 ns propagation delay with automatic high-force during brownout guarantees memory write disable before VCC crosses reset threshold. |
| Ultra-low backup current | 0.6 µA typical supply current when VCC = 0 V and VBATT = 2.8 V-enables multi-year backup with coin-cell or supercapacitor sources. |
| Integrated power-fail comparator | 1.3 V precision reference with <1 µs response enables early warning (ms before reset) for safe data save and graceful shutdown. |
Applications
| Industrial PLC Controller | Automotive Telematics Module |
|---|---|
Use Scenario: Programmable logic controller operating in factory environments with fluctuating 5 V rail and requirement for nonvolatile RAM retention during brief outages. IC Role / Device Role / Timing Role: Supervisory IC providing brownout reset, battery-backed RAM power switching, and watchdog supervision of main MCU. Use Value: Ensures deterministic reset behavior down to 1 V VCC, maintains RAM data integrity during 100+ ms outages using 3 V lithium backup, and detects firmware hangs via 100 ms watchdog timeout. |
Use Scenario: Cellular-connected vehicle tracking unit exposed to automotive battery transients (load dump, cold crank) and requiring persistent GPS log storage. IC Role / Device Role / Timing Role: Power supervisor managing VCC monitoring, backup switchover to supercapacitor, and power-fail interrupt generation for emergency data save. Use Value: Guarantees reset assertion during cold-crank dips to 4.25 V, triggers PFO interrupt 5–10 ms before VCC falls below 4.65 V, and sustains RAM with <1 µA backup current for >30 days. |
| Medical Diagnostic Handheld | Network Edge Router |
Use Scenario: Portable ultrasound device with battery backup, requiring guaranteed memory retention and fail-safe boot sequence after unexpected power loss. IC Role / Device Role / Timing Role: Reset supervisor with adjustable 200 ms reset pulse and hardware-enforced CE gating to prevent corrupted EEPROM writes during power transitions. Use Value: Eliminates need for software-based write-protection delays; CEOUT forces high within 5 ns of VCC drop, blocking all memory writes before voltage instability affects data integrity. |
Use Scenario: Carrier-grade edge router with redundant power supplies and requirement for coordinated reset sequencing across multiple ASICs and DDR memory. IC Role / Device Role / Timing Role: Centralized supervisory node generating synchronized RESET, LOW LINE, and PFO signals to coordinate power management across subsystems. Use Value: Provides deterministic 200 ms reset hold time for multi-phase boot, simultaneous LOW LINE assertion to halt clocks, and PFO-triggered NMI for last-chance register dump before shutdown. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX695CPE+ | Pin-compatible 16-pin DIP; fixed 200 ms reset, no adjustable watchdog; 4.65 V threshold; 10 µA standby current in backup mode. | Lacks OSC IN/OSC SEL configuration pins and CEIN/CEOUT gating-requires external logic for memory write protection. | Select when design requires drop-in replacement with minimal feature set and no need for adjustable timing or hardware CE control. |
| TPS3823MPW | 16-pin TSSOP; 4.63 V reset threshold; 200 ms reset pulse; no battery switchover or watchdog; includes manual reset input. | Does not support VBATT switching or WDI monitoring-intended for simpler reset-only applications with external backup management. | Select when battery backup is handled externally and only precise reset timing and manual reset capability are required. |
Compared with MAX695CPE+ and TPS3823MPW, the ADM695ANZ uniquely combines adjustable watchdog timing, hardware CE gating, and integrated battery switchover in a single 16-pin DIP-reducing BOM count and eliminating layout complexity associated with discrete backup control logic.
Availability
ADM695ANZ is available at Aetrix Electronics and suitable for industrial automation controllers, automotive telematics modules, and medical handheld devices requiring stable component supply, long-term lifecycle support, and guaranteed industrial-temperature performance.
Supply support for ADM695ANZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets with precision power management and interface solutions.
The ADM690–ADM695 family was designed specifically for microprocessor system reliability-integrating reset, watchdog, battery switchover, power-fail warning, and memory protection into a single IC to eliminate discrete supervision circuitry in space-constrained embedded designs.
FAQ
What is the guaranteed reset voltage threshold for ADM695ANZ?
The ADM695ANZ has a guaranteed reset voltage threshold of 4.5 V minimum and 4.73 V maximum, with a typical value of 4.65 V. This specification ensures reliable operation with standard +5 V ±5% power supplies and is validated across the full industrial temperature range (–40°C to +85°C). The ADM695ANZ reset comparator includes 40 mV hysteresis to prevent chatter during slow VCC transitions.
Can ADM695ANZ operate with VCC below 4.75 V?
Yes, the ADM695ANZ asserts RESET down to VCC = 1 V and remains functional throughout brownout conditions. While its specified VCC operating range is 4.75 V to 5.5 V for normal operation, the reset circuitry continues to monitor and respond to VCC drops below 4.75 V-ensuring the microprocessor stays held in reset until VCC recovers above the 4.65 V threshold plus hysteresis.
How does ADM695ANZ handle battery backup switchover?
The ADM695ANZ compares VCC and VBATT voltages and switches VOUT to the higher source with 70 mV hysteresis on power-up and 50 mV on power-down. In backup mode, VOUT connects to VBATT via a 20 Ω switch, delivering VBATT – 0.02 V at 250 µA. The BATT ON output goes high to indicate VBATT activation and can drive an external PNP transistor for >100 mA loads.
What is the function of CEIN and CEOUT on ADM695ANZ?
CEIN is a logic input that feeds the chip-enable gating circuit; CEOUT is its buffered, fault-protected output. During normal operation, CEOUT replicates CEIN with 5 ns delay. When VCC falls below the reset threshold, CEOUT is forced high regardless of CEIN state-preventing memory writes during unstable power. This hardware-enforced write protection eliminates reliance on firmware timing.
Is ADM695ANZ compatible with rechargeable backup batteries?
Yes, the ADM695ANZ supports rechargeable backup batteries (e.g., NiMH, Li-ion) with a typical VBATT charging current of 10 nA and maximum of 0.1 µA. This low charging current safely maintains small-capacity cells without overcharging risk. For optimal performance, connect the charging resistor to VOUT-not VCC-to avoid discharge paths during power-down events.
ADM695ANZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
ADM695ANZ FAQ
1.How can I place an order for ADM695ANZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM695ANZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM695ANZ reliable?
The price and inventory of ADM695ANZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM695ANZ is usually 5 days.
3.What payment methods are accepted for ADM695ANZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM695ANZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM695ANZ?
ADM695ANZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM695ANZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM695ANZ?
For technical support, including ADM695ANZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM695ANZ requirements.
6.How does Aetrix verify that ADM695ANZ is sourced from the original manufacturer or authorized distributors?
All ADM695ANZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM695ANZ meets industry standards.
7.What is the process for return or replacement of ADM695ANZ?
All ADM695ANZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM695ANZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM695ANZ part is unused and in its original packaging.
Return procedure for ADM695ANZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM695ANZ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
