Analog Devices Inc. ADM695ARZ
- Part No.:
- ADM695ARZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ADM695ARZ.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,600
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM695ARZ from Analog Devices is a 16-pin SOIC microprocessor supervisory circuit with adjustable reset timeout (200 ms or user-configurable), 4.65 V precision reset threshold, 100 ms/1.6 s selectable watchdog timer, automatic battery backup switchover (2.0–4.25 V VBATT), and CE gating with 5 ns propagation delay. It ensures reliable power-up/down sequencing and RAM write protection in industrial embedded controllers.
For engineers reviewing the ADM695ARZ datasheet, ADM695ARZ pinout, ADM695ARZ application, or ADM695ARZ equivalent, key selection criteria include its adjustable reset/watchdog timing, dual-mode oscillator (internal/external), BATT ON base-drive capability for external PNP transistors, and guaranteed RESET assertion down to 1 V VCC - critical for brownout resilience in automotive and industrial microprocessor systems.
Technical Context
The ADM695ARZ integrates a precision 4.65 V reset comparator with 40 mV hysteresis, a three-level WDI input supporting watchdog disable via mid-supply bias, and independent PFO/PFI circuitry for early power-fail warning using a 1.3 V internal reference. Its battery switchover uses 70 mV turn-on / 50 mV turn-off thresholds with 20 mV hysteresis to prevent oscillation during slow VCC decay.
It features dual-mode timing control: OSC SEL high/floating enables internal oscillator (fixed 200 ms reset, 100 ms/1.6 s watchdog); OSC SEL low enables external clock or capacitor-based adjustment per Table I. CEOUT is actively gated - forced high when VCC < reset threshold - ensuring fail-safe RAM write blocking.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65 V (min 4.5 V, max 4.73 V) - guarantees reset assertion for +5 V ±5% supplies, compatible with TTL/CMOS logic levels. |
| Reset Timeout | 200 ms typ. (adjustable via OSC IN/OSC SEL) - provides sufficient stabilization time for complex microprocessors after power-up. |
| Watchdog Period | 100 ms or 1.6 s (selectable), or adjustable - enables flexible firmware supervision without hardware changes. |
| Battery Switchover Range | VBATT = 2.0 V to 4.25 V - supports lithium, NiMH, and supercapacitor backup sources without external regulation. |
| VOUT Drive Capability | 100 mA @ VCC – 0.5 V - powers CMOS RAM directly; BATT ON output drives external PNP for >100 mA loads. |
| CE Gating Delay | 5 ns typ. - preserves high-speed memory access timing while enforcing safety-critical write blocking during brownout. |
| Supply Current (Active) | 1.95 mA max @ 100 mA load - enables low-power operation in always-on monitoring applications. |
| Standby Current (Battery Mode) | 0.6 µA typ. - extends backup runtime for months in battery-backed SRAM retention. |
Pinout & Package
ADM695ARZ is housed in a 16-lead SOIC (R-16) package with 1.27 mm pitch, RoHS-compliant, and rated for –40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND | Ground Reference | Common return path for all analog/digital functions; must be low-impedance for noise immunity. |
| VBATT | Backup Battery Input | Accepts 2.0–4.25 V backup source; internally compared to VCC to trigger switchover at 70/50 mV delta. |
| VOUT | Switched Output | Delivers VCC or VBATT (whichever higher) to RAM; 100 mA capable with 1.5 Ω on-resistance in normal mode. |
| PFI | Power Fail Input | Non-inverting input to 1.3 V comparator; used for early warning of supply collapse or battery depletion. |
| PFO | Power Fail Output | Active-low interrupt signal triggered when PFI < 1.3 V; typically connected to µP NMI pin. |
| WDO | Watchdog Output | Active-low status flag indicating watchdog timeout; resets on next WDI transition - enables debug visibility. |
| VCC | Main Supply Input | +5 V nominal; RESET remains functional down to 1 V - ensures safe shutdown even during deep brownout. |
| RESET | Active-Low Reset | Drives µP reset pin; 200 ms pulse width prevents spurious resets; sinks 1.6 mA at 0.4 V. |
| BATT ON | Battery Active Flag | Open-drain output high during battery backup; directly drives base of external PNP for >100 mA VOUT extension. |
| LOW LINE | Low-VCC Indicator | Active-low signal asserting when VCC < reset threshold; returns high immediately on recovery - useful for status LEDs. |
| OSC IN | Oscillator Input | Accepts external clock (0–250 kHz) or 47 pF capacitor to set adjustable reset/watchdog timing per Table I. |
| OSC SEL | Oscillator Mode Select | High/floating = internal oscillator; low = external clock/capacitor mode; 3 µA internal pull-up. |
| RESET | Active-High Reset | Inverted complement of RESET; supports processors requiring active-high reset assertion. |
| CEIN | Chip Enable Input | Logic input gated to CEOUT; ignored and disconnected in battery backup mode to prevent unintended writes. |
| CEOUT | Gated Chip Enable | Buffered CEIN with 5 ns delay; forced high when VCC invalid - enforces fail-safe RAM write protection. |
| WDI | Watchdog Input | Three-level input (low/mid/high); toggling required within timeout; floating or mid-supply disables watchdog. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable Reset & Watchdog Timing | Configurable via OSC SEL/OSC IN to match system boot time and firmware loop duration - eliminates fixed-timing constraints. |
| Guaranteed 1 V RESET Operation | Ensures microprocessor remains held in reset until stable power is fully restored - prevents undefined state execution during brownout recovery. |
| Integrated CE Gating with 5 ns Delay | Preserves high-speed memory interface timing while guaranteeing write disable during unsafe VCC conditions - no external logic needed. |
| Low 0.6 µA Battery Backup Current | Extends lithium or supercapacitor backup life to >1 year in typical SRAM retention applications - reduces maintenance frequency. |
| Dual-Mode Battery Switchover Control | Automatic VCC/VBATT selection with 20 mV hysteresis prevents chatter during slow supply decay - improves reliability in noisy automotive environments. |
| 1.3 V Precision Power-Fail Comparator | Enables early warning of supply collapse up to milliseconds before reset threshold breach - allows graceful data save and shutdown. |
Applications
| Industrial PLC Controller | Automotive Telematics Unit |
|---|---|
Use Scenario: Programmable logic controller operating in factory-floor environments with fluctuating 24 VDC-derived 5 V supplies. IC Role / Device Role / Timing Role: Supervisory IC providing brownout-proof reset, battery-backed RAM retention during mains loss, and watchdog supervision of real-time control firmware. Use Value: Prevents corrupted ladder logic execution during voltage sags; maintains I/O state in SRAM for <100 ms interruptions using 3.6 V LiSOCl₂ cell. |
Use Scenario: Cellular-connected vehicle tracking module exposed to cold cranking (4.5 V) and load dump (18 V) events. IC Role / Device Role / Timing Role: Power monitor asserting RESET below 4.5 V, enabling early PFO-triggered GPS position save before shutdown. Use Value: Guarantees valid last-known location storage even during abrupt battery disconnect; 1 V RESET hold sustains microcontroller state through cranking dips. |
| Medical Infusion Pump | Smart Energy Meter |
Use Scenario: Battery-powered infusion device requiring FDA-grade fault tolerance and non-volatile therapy parameter storage. IC Role / Device Role / Timing Role: Dual-role supervisor: RESET generator for ARM Cortex-M core and CEOUT-gated write protection for EEPROM therapy logs. Use Value: CEOUT's 5 ns delay ensures zero-cycle window for accidental writes during power transitions; BATT ON drives external transistor for 200 mA EEPROM programming current. |
Use Scenario: DIN-rail mounted electricity meter with supercapacitor backup maintaining RTC and tariff data during grid outages. IC Role / Device Role / Timing Role: Battery switchover controller managing 2.7 V supercapacitor bank, with PFI monitoring unregulated DC bus for predictive outage detection. Use Value: 20 mV switchover hysteresis eliminates false switching during capacitor discharge ripple; 0.6 µA standby current enables >30-day backup with 0.47 F cap. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX695CSA+ | Fixed 200 ms reset, no adjustable watchdog; 4.65 V threshold; 8-pin SOIC; no CE gating or BATT ON output. | Lacks RAM write protection and external transistor drive - suitable only for basic reset-only designs. | Select when cost sensitivity outweighs need for configurability and memory safety features. |
| TPS3823MPW | 3.3 V/5 V selectable reset threshold; 200 ms fixed timeout; no battery switchover or watchdog; 8-pin TSSOP. | Designed for single-supply systems without backup power requirements - no VBATT support or PFI/PFO. | Choose for simple 5 V microcontroller reset where battery backup and power-fail warning are unnecessary. |
Compared with MAX695CSA+ and TPS3823MPW, the ADM695ARZ uniquely combines adjustable timing, integrated CE gating, BATT ON drive, and full battery switchover - making it the only option among the three that satisfies simultaneous requirements for RAM write protection, extended backup runtime, and programmable supervision in industrial edge devices.
Availability
ADM695ARZ is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive telematics units, medical infusion pumps, and smart energy meters requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for ADM695ARZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM690–ADM695 family was designed specifically for robust microprocessor system supervision - integrating reset, watchdog, battery switchover, power-fail warning, and memory protection into a single IC to reduce board space and improve system reliability.
FAQ
What is the guaranteed minimum operating VCC for ADM695ARZ reset functionality?
The ADM695ARZ guarantees RESET assertion down to 1 V VCC, ensuring the microprocessor remains held in reset during severe brownout conditions. This specification is validated across the full –40°C to +85°C temperature range and is critical for maintaining deterministic behavior in automotive and industrial power environments where supply collapse may be gradual. The ADM695ARZ achieves this via specialized low-voltage comparator circuitry not found in standard reset ICs.
How does ADM695ARZ implement adjustable reset timeout, and what components are required?
The ADM695ARZ implements adjustable reset timeout by configuring OSC SEL and OSC IN pins: with OSC SEL low, an external capacitor (e.g., 47 pF) between OSC IN and GND sets reset pulse width to 130 ms × C/47 pF (ADM695). Alternatively, an external clock (0–250 kHz) applied to OSC IN yields precise cycle-based timing (e.g., 2048 cycles). No additional resistors or op-amps are needed - the oscillator circuitry is fully integrated within the ADM695ARZ die.
Can ADM695ARZ drive external circuitry beyond its 100 mA VOUT limit, and how?
Yes - the ADM695ARZ's BATT ON output is designed to directly drive the base of an external PNP transistor (e.g., MMBT3906), enabling VOUT currents exceeding 500 mA while maintaining low dropout. During battery backup, BATT ON goes high and sources ~35 mA, providing sufficient base current for common PNP pass devices. This capability is documented in Figure 17 of the ADM695ARZ datasheet and requires no additional driver ICs.
What is the function of the LOW LINE output on ADM695ARZ, and how does it differ from RESET?
The LOW LINE output on ADM695ARZ is an active-low signal that asserts immediately when VCC falls below the 4.65 V reset threshold and de-asserts immediately upon recovery - unlike RESET, which holds for 200 ms post-recovery. This makes LOW LINE ideal for real-time status indication (e.g., LED drivers or interrupt flags), while RESET serves as the timed system reset signal. Both outputs are electrically isolated and can be used concurrently in the same design.
Does ADM695ARZ support write protection for EEPROM, and how is it implemented?
Yes - ADM695ARZ supports EEPROM write protection via its CEOUT pin, which is a gated replica of CEIN. When VCC drops below the reset threshold, CEOUT is forced high regardless of CEIN state, preventing write commands from reaching the EEPROM. This is explicitly validated in battery backup mode (Table II) and applies to all supported EEPROM types, including serial (I²C/SPI) and parallel variants, as confirmed in the "CE Gating and RAM Write Protection" section of the ADM695ARZ datasheet.
ADM695ARZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Open Drain, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
ADM695ARZ FAQ
1.How can I place an order for ADM695ARZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM695ARZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM695ARZ reliable?
The price and inventory of ADM695ARZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM695ARZ is usually 5 days.
3.What payment methods are accepted for ADM695ARZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM695ARZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM695ARZ?
ADM695ARZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM695ARZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM695ARZ?
For technical support, including ADM695ARZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM695ARZ requirements.
6.How does Aetrix verify that ADM695ARZ is sourced from the original manufacturer or authorized distributors?
All ADM695ARZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM695ARZ meets industry standards.
7.What is the process for return or replacement of ADM695ARZ?
All ADM695ARZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM695ARZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM695ARZ part is unused and in its original packaging.
Return procedure for ADM695ARZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM695ARZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

