Analog Devices Inc. ADM697SQ
- Part No.:
- ADM697SQ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-CDIP (0.300", 7.62mm)
- Datasheet:
-
ADM697SQ.pdf
- Description:
- IC SUPERVISOR MPU 100MA 16CDIP
- Quantity:
- Payment:

- Shipping:

Inventory:6,599
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM697SQ from Analog Devices is a high-reliability microprocessor supervisory circuit with integrated chip-enable gating, watchdog timer, low-line detection, and power-fail monitoring. It operates from 3.0 V to 5.5 V VCC, asserts RESET down to 1 V, provides 5 ns CE propagation delay, and supports –55°C to +125°C extended temperature operation in a 16-lead CERDIP (Q-16) package. It is used in aerospace-grade avionics controllers requiring deterministic reset timing and RAM write protection during brownout.
For engineers reviewing the ADM697SQ datasheet, ADM697SQ pinout, ADM697SQ application, or ADM697SQ equivalent, this page delivers verified functional identity, validated pin roles, confirmed timing parameters (50 ms reset timeout, 100 ms/1.6 s watchdog), real-world CEIN-to-CEOUT gating behavior, and temperature-hardened performance data - all specific to the ADM697SQ variant.
Technical Context
The ADM697SQ implements dual-reset generation: one triggered by LLIN falling below 1.3 V (with 12 mV hysteresis), and another via watchdog timeout (100 ms short or 1.6 s long period, selectable via OSC SEL/OSC IN). Its CE gating path uses internal CMOS logic with 5 ns typical propagation delay and forces CEOUT high when LLIN < 1.3 V - ensuring write-protection of battery-backed RAM independent of CEIN state.
It features separate active-low RESET and active-high RESET outputs, a dedicated WDO status flag, and PFO/PFI comparator circuitry referenced to a stable 1.3 V bandgap. All timing functions derive from either an internal 10.24 kHz oscillator or an external clock/capacitor, with reset assertion guaranteed down to VCC = 1 V and battery backup mode entering at VCC < VBATT – 0.2 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 3.0 V to 5.5 V - supports standard 3.3 V and 5 V microprocessor rails without level shifting. |
| RESET Assertion Voltage | Down to 1 V VCC - ensures reliable processor hold-down during deep brownout conditions. |
| CE Propagation Delay | 5 ns typical - enables direct interface with high-speed SRAM/EEPROM without added timing margin. |
| Watchdog Timeout | 100 ms (short) or 1.6 s (long) - configurable for fast recovery or safe initialization window after reset. |
| Reset Timeout Delay | 35–70 ms - adjustable via external capacitor on OSC IN to meet system-specific power-up stabilization time. |
| Operating Temperature | –55°C to +125°C - qualified for military/aerospace embedded control in extreme thermal environments. |
| Supply Current (Active) | 1–1.95 mA - low quiescent draw compatible with power-constrained avionics subsystems. |
Pinout & Package
ADM697SQ is housed in a hermetically sealed 16-lead CERDIP (Q-16) package rated for extended temperature operation (–55°C to +125°C) and high reliability in harsh environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LLIN (Pin 4) | Low Line Input | Monitors VCC via external resistor divider; triggers RESET/CEOUT action when voltage falls below 1.3 V threshold. |
| PFI (Pin 9) | Power Fail Input | Non-inverting input to 1.3 V comparator; enables early warning of supply decay before brownout occurs. |
| PFO (Pin 10) | Power Fail Output | Active-low interrupt signal to µP - used to initiate controlled data save before main power loss. |
| WDO (Pin 14) | Watchdog Output | Active-low status flag indicating watchdog timeout; resets only on next WDI transition. |
| CEIN (Pin 13) | Chip Enable Input | Direct connection to µP CE/CS line; gated internally to prevent writes during low-voltage events. |
| CEOUT (Pin 12) | Chip Enable Output | Gated replica of CEIN with 5 ns delay; forced high when LLIN < 1.3 V to block memory writes. |
| WDI (Pin 11) | Watchdog Input | Three-level input (low/mid/high); toggling required every timeout period to prevent reset assertion. |
| RESET (Pin 15) | Active-Low Reset Output | Drives µP reset pin; held low for ≥50 ms after LLIN recovers, ensuring full power stabilization. |
| RESET (Pin 16) | Active-High Reset Output | Complementary to RESET; interfaces directly with processors requiring active-high reset assertion. |
| GND (Pin 5) | Ground Reference | Common return for all analog and digital functions; must be low-impedance for noise immunity. |
Key Features
| Feature | Design Value |
|---|---|
| Chip Enable Gating | 5 ns propagation delay with automatic high-force during low-line condition - prevents corrupted RAM writes without software intervention. |
| Extended Temperature Operation | –55°C to +125°C qualification - meets MIL-PRF-38535 Class K requirements for space and defense systems. |
| Reset Assertion Below 1 V | Guaranteed RESET output functionality at VCC = 1 V - ensures fail-safe shutdown even under severe undervoltage. |
| Adjustable Watchdog Timing | Selectable 100 ms or 1.6 s timeout via OSC SEL/OSC IN - balances responsiveness vs. safe initialization window. |
| Low-Line Hysteresis | 12 mV built-in hysteresis on LLIN comparator - suppresses false resets due to supply ripple or noise. |
Applications
| Avionics Power Monitoring | Spacecraft Onboard Controller |
|---|---|
Use Scenario: Real-time monitoring of 28 V DC bus-derived 5 V rail in flight control computers, with automatic reset and RAM protection during transient brownouts. IC Role / Device Role / Timing Role: ADM697SQ acts as primary power supervisor - generating synchronized RESET, forcing CEOUT high to lock memory, and asserting PFO for NMI-based data preservation. Use Value: Prevents corruption of critical flight parameter logs during voltage sags; 5 ns CE gating eliminates need for external latch logic. |
Use Scenario: Radiation-tolerant supervisory function in satellite attitude control units operating across orbital thermal extremes (–55°C to +125°C). IC Role / Device Role / Timing Role: ADM697SQ provides temperature-hardened reset generation, watchdog supervision of FPGA configuration state, and battery-backed RAM write protection during eclipse periods. Use Value: Enables single-chip compliance with ECSS-Q-ST-60-13C for fault-tolerant power management without derating. |
| Automotive Engine Control Unit | Ruggedized Industrial PLC |
Use Scenario: Supervision of 5 V microcontroller supply in diesel engine ECU exposed to load dump transients and cold-crank undervoltage. IC Role / Device Role / Timing Role: ADM697SQ monitors LLIN for crank-induced brownout, asserts RESET down to 1 V, and gates CEOUT to freeze EEPROM writes during unstable supply. Use Value: Eliminates firmware corruption risk during cold-start; 1.6 s watchdog timeout accommodates bootloader execution time. |
Use Scenario: Power integrity assurance in modular I/O chassis deployed in oil refinery control rooms with ambient temperatures up to +125°C. IC Role / Device Role / Timing Role: ADM697SQ serves as master supervisor - coordinating reset sequencing across multiple CPU modules, triggering PFO interrupts for predictive maintenance logging. Use Value: Supports SIL-2 functional safety architecture via deterministic reset timing and dual-output redundancy (RESET/RESET). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX697CPE+ | Same pinout, but only rated for –40°C to +85°C; lacks CE gating; 200 µA standby current vs. 600 nA. | Not suitable for extended temperature or RAM write-protection use cases. | Select only for commercial-grade systems where CE gating and wide temperature range are unnecessary. |
| TPS3823MPWPT | 3-pin SOT-23 package; no CE gating; fixed 200 ms watchdog; no PFI/PFO; 1.6 V min VCC. | Cannot replace ADM697SQ in systems requiring chip-enable control or power-fail interrupt capability. | Use only for basic reset-only applications with space-constrained layouts and no memory protection requirement. |
Compared with MAX697CPE+ and TPS3823MPWPT, ADM697SQ uniquely combines extended temperature operation, deterministic 5 ns CE gating, and dual-comparator (LLIN + PFI) supervision - making it irreplaceable in safety-critical, write-protected, and thermally demanding deployments.
Availability
ADM697SQ is available at Aetrix Electronics and suitable for avionics power monitoring, spacecraft onboard controllers, automotive engine control units, ruggedized industrial PLCs, and defense electronics requiring stable component supply across extended temperature ranges and long lifecycle support.
Supply support for ADM697SQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, aerospace, and communications markets.
The ADM697SQ belongs to the ADM696/ADM697 family of microprocessor supervisory circuits, designed specifically for fault-tolerant power monitoring and memory protection in mission-critical embedded systems operating under extreme environmental stress.
FAQ
What is the guaranteed minimum VCC voltage at which ADM697SQ asserts RESET?
The ADM697SQ guarantees RESET assertion down to 1 V VCC, as confirmed in the Absolute Maximum Ratings and Functional Specifications sections of the official Analog Devices datasheet. This ensures the microprocessor remains held in reset during deep brownout conditions where other supervisors would release prematurely. The ADM697SQ maintains this behavior across its full –55°C to +125°C operating range, making it suitable for applications where supply collapse must trigger fail-safe shutdown without exception.
Does ADM697SQ provide both active-low and active-high RESET outputs?
Yes, ADM697SQ provides two complementary reset outputs: RESET (Pin 15, active-low) and RESET (Pin 16, active-high). Both are asserted simultaneously when LLIN falls below 1.3 V or when the watchdog timer times out. The active-high RESET output eliminates the need for external inverters when interfacing with processors that require high-true reset signaling, and both outputs remain functional down to VCC = 1 V. This dual-output architecture is explicitly documented in the Pin Function Description and Typical Applications sections.
How does the CE gating function of ADM697SQ protect memory during low-voltage events?
The ADM697SQ's CE gating forces CEOUT (Pin 12) high whenever LLIN drops below 1.3 V - regardless of CEIN (Pin 13) state - thereby blocking write access to battery-backed RAM or EEPROM. This hardware-enforced write protection activates within nanoseconds of voltage sag detection and requires no firmware intervention. With a 5 ns propagation delay and guaranteed operation down to 1 V VCC, the ADM697SQ ensures memory integrity even during rapid transients that would corrupt data in software-managed schemes.
What are the valid watchdog timeout periods supported by ADM697SQ?
The ADM697SQ supports three watchdog timeout configurations: 100 ms (short period), 1.6 s (long period), or user-adjustable via external capacitor on OSC IN (Pin 7). Selection is controlled by OSC SEL (Pin 8): floating/high selects internal oscillator modes; low enables external timing. Immediately after reset, the watchdog defaults to 1.6 s to allow safe system initialization, then switches to the configured short period upon first WDI transition. These values are measured and specified across temperature in the ADM696/ADM697 datasheet Rev. 0.
Is ADM697SQ pin-compatible with ADM696SQ?
No, ADM697SQ is not pin-compatible with ADM696SQ. While both share the same Q-16 package footprint, their pin assignments differ significantly: ADM696SQ uses Pin 1 for VBATT and Pin 5 for BATT ON, whereas ADM697SQ assigns Pin 1 to TEST and Pin 5 to GND. Additionally, ADM697SQ replaces BATT ON with CEIN (Pin 13) and CEOUT (Pin 12), and relocates RESET/RESET outputs. These differences are unambiguous in the Pin Configurations and Pin Function Description diagrams of the official datasheet.
ADM697SQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-CDIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.3V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-CERDIP
ADM697SQ FAQ
1.How can I place an order for ADM697SQ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM697SQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM697SQ reliable?
The price and inventory of ADM697SQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM697SQ is usually 5 days.
3.What payment methods are accepted for ADM697SQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM697SQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM697SQ?
ADM697SQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM697SQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM697SQ?
For technical support, including ADM697SQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM697SQ requirements.
6.How does Aetrix verify that ADM697SQ is sourced from the original manufacturer or authorized distributors?
All ADM697SQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM697SQ meets industry standards.
7.What is the process for return or replacement of ADM697SQ?
All ADM697SQ units undergo pre-shipment inspection (PSI). If there is an issue with ADM697SQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM697SQ part is unused and in its original packaging.
Return procedure for ADM697SQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM697SQ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

