Analog Devices Inc. ADM708RAN
- Part No.:
- ADM708RAN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
ADM708RAN.pdf
- Description:
- IC SUPERVISOR MPU 2.63V WD 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:13,234
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM708RAN from Analog Devices is a 3 V microprocessor supervisory circuit with dual active-high/active-low reset outputs, 2.63 V precision voltage monitoring threshold, 200 ms reset pulse width, and power-fail warning capability via PFI/PFO. It ensures reliable system reset during power-up, brownout, or supply failure in embedded controllers and battery-powered instrumentation.
For engineers reviewing the ADM708RAN datasheet, ADM708RAN pinout, ADM708RAN application, or ADM708RAN equivalent, key selection considerations include its dual-reset output architecture, guaranteed RESET validity down to 1 V VCC, debounced manual reset input, and compatibility with 3 V/3.3 V supply domains in industrial and portable systems.
Technical Context
The ADM708RAN implements a precision bandgap-based voltage reference (2.63 V) for supply monitoring and a dedicated 1.25 V comparator for power-fail detection on the PFI input. Its reset generator guarantees valid logic-level outputs even as VCC drops to 1 V, enabling fail-safe shutdown sequencing.
No watchdog timer is integrated - unlike the ADM706R series - freeing design resources while retaining MR-triggered reset, PFO-driven early-warning interrupts, and independent reset assertion timing controlled by an internal 200 ms monostable.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 2.63 V ±70 mV - precisely monitors 3 V supplies and triggers reset before microprocessor undervoltage lockout. |
| Reset Pulse Width | 200 ms - provides sufficient hold time for microprocessor power stabilization and firmware initialization. |
| Supply Current | 100 µA typical - enables long battery life in portable instruments without compromising supervision integrity. |
| VCC Operating Range | 1.0 V to 5.5 V - ensures functional reset assertion during deep brownout and supports wide-input power architectures. |
| PFI Threshold | 1.25 V - allows configurable early power-fail detection using external resistor dividers for preregulator or auxiliary rail monitoring. |
| MR Input Pull-Up | 70 µA - eliminates need for external pull-up; supports direct connection to open-drain logic or mechanical switches. |
| RESET Output Drive | 500 µA source / 500 µA sink at 3.3 V - directly interfaces with standard CMOS/TTL reset inputs without buffering. |
Pinout & Package
ADM708RAN is housed in an 8-lead narrow-body plastic dual in-line package (PDIP, N-8), compliant with JEDEC MS-001, with 0.300-inch body width and 0.100-inch lead pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - MR | Manual Reset Input | Debounced TTL/CMOS-compatible input; asserted low (≤0.6 V) forces both RESET outputs active for 200 ms. |
| 2 - VCC | Power Supply Input | Primary supply rail; requires 0.1 µF decoupling capacitor to GND for noise immunity during reset transitions. |
| 3 - GND | Ground Reference | Common return path for all internal circuits and output drivers; must be low-impedance for stable reset timing. |
| 4 - PFI | Power-Fail Input | Noninverting input to 1.25 V comparator; monitors auxiliary rails or preregulators via external resistive divider. |
| 5 - PFO | Power-Fail Output | Active-low open-drain output signaling PFI < 1.25 V; used for early-warning interrupts or cascaded reset triggering. |
| 6 - NC | No Connect | Internally unconnected; must remain floating - no external bias or loading permitted. |
| 7 - RESET | Active-Low Reset Output | Push-pull output asserted low during reset; compatible with standard microprocessor /RESET pins. |
| 8 - RESET | Active-High Reset Output | Complementary push-pull output asserted high during reset; supports bidirectional or active-high reset architectures. |
Key Features
| Feature | Design Value |
|---|---|
| Dual Reset Outputs | Simultaneous active-high (RESET) and active-low (RESET) signals eliminate need for external inverters in mixed-logic systems. |
| Valid Reset Below 1 V | Guaranteed RESET assertion down to VCC = 1 V ensures microprocessor remains held in reset during full power collapse and recovery. |
| Debounced Manual Reset | Internal 200 ms debounce on MR input prevents false resets from switch bounce or noisy control lines. |
| Power-Fail Warning | Dedicated 1.25 V PFI comparator with PFO output enables orderly shutdown before main supply failure. |
| Low Quiescent Current | 100 µA typical supply current minimizes impact on battery runtime in always-on monitoring applications. |
Applications
| Industrial Controller Monitoring | Portable Medical Instrumentation |
|---|---|
Use Scenario: Supervising 3 V microcontroller power in PLC I/O modules exposed to wide ambient temperature swings and transient-rich factory power. IC Role / Device Role / Timing Role: Voltage monitor and reset generator ensuring deterministic boot and brownout recovery without software intervention. Use Value: Dual RESET outputs interface natively with legacy FPGA configuration logic (active-low) and modern ARM debug interfaces (active-high), reducing BOM count. | Use Scenario: Power supervision in handheld ECG analyzers powered by single-cell Li-ion batteries with dynamically varying output voltage. IC Role / Device Role / Timing Role: Primary supervisor providing guaranteed reset down to 1 V VCC and early PFO warning at 3.0 V battery level. Use Value: Enables safe data save and display shutdown before battery cutoff, extending usable runtime and preventing data corruption. |
| Smart Sensor Node | Embedded Test Equipment |
Use Scenario: Ensuring reliable wake-up and initialization of ultra-low-power sensor nodes operating intermittently on energy-harvested sources. IC Role / Device Role / Timing Role: Low-current (100 µA) supervisor maintaining reset integrity during microsecond-scale power bursts from RF or solar harvesters. Use Value: MR input synchronizes reset with external event triggers (e.g., motion detection), while PFO monitors harvester output stability. | Use Scenario: Power sequencing and fault detection in benchtop oscilloscopes with multiple isolated supply rails (±12 V, +5 V, +3.3 V). IC Role / Device Role / Timing Role: Dedicated 3 V rail supervisor coordinating with other ADM708 variants monitoring auxiliary rails via PFI dividers. Use Value: PFI/PFO pair provides independent early-warning channel for +3.3 V digital core, enabling graceful firmware halt before analog section disruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX708RCSA+ | Same 2.63 V reset threshold, 200 ms timeout, dual RESET outputs; higher 120 µA quiescent current; no PFI hysteresis option. | Compatible in PDIP-8 footprint but lacks internal PFI hysteresis network support shown in ADM708R datasheet Figure 18. | Select MAX708RCSA+ only if sourcing legacy Maxim parts; verify PFI noise immunity requirements match. |
| TPS3808G12DBVR | 2.63 V threshold, 200 ms delay, single active-low RESET; 2.5 µA quiescent current; includes enable input and watchdog timer. | Requires external inverter for active-high reset; superior for ultra-low-power designs but adds complexity for dual-output needs. | Choose TPS3808G12DBVR when battery life is critical and active-high reset can be synthesized externally. |
Compared with MAX708RCSA+, ADM708RAN offers lower quiescent current and documented PFI hysteresis implementation; compared with TPS3808G12DBVR, ADM708RAN delivers native dual-reset capability without added components, simplifying layout in space-constrained industrial PCBs.
Availability
ADM708RAN is available at Aetrix Electronics and suitable for industrial controller monitoring, portable medical instrumentation, smart sensor node deployment, and embedded test equipment requiring stable component supply across extended temperature ranges.
Supply support for ADM708RAN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADM708RAN belongs to the ADM706/ADM708 family of microprocessor supervisory circuits designed specifically for robust, low-power, dual-output reset generation in 3 V/3.3 V embedded systems with stringent reliability requirements.
FAQ
What is the reset threshold voltage of the ADM708RAN?
The ADM708RAN has a precision reset threshold of 2.63 V, with ±70 mV tolerance over temperature and supply. This value is factory-trimmed and specified in Table 1 of the Rev. E datasheet. The threshold ensures reliable detection of 3 V supply brownout conditions while avoiding false triggers near nominal operation. The ADM708RAN maintains this exact threshold regardless of VCC within its 1.0 V to 5.5 V operating range, and it is distinct from the 2.93 V (ADM708S) and 3.08 V (ADM708T) variants.
Does the ADM708RAN include a watchdog timer function?
No, the ADM708RAN does not include a watchdog timer. Unlike the ADM706R series, the ADM708RAN omits the WDI and WDO pins entirely - Pin 6 is designated NC (No Connect), and the functional block diagram shows no watchdog circuitry. Its supervision is limited to VCC monitoring, manual reset (MR), and power-fail detection (PFI/PFO). If watchdog functionality is required, the ADM706RAN is the functionally matched counterpart with identical reset threshold and packaging.
How do the two RESET outputs on the ADM708RAN differ in behavior?
The ADM708RAN provides two independent, complementary reset outputs: Pin 7 (RESET) is active-low, and Pin 8 (RESET) is active-high. Both assert simultaneously for exactly 200 ms upon VCC drop below 2.63 V or MR assertion, and both deassert together after the timeout. They share identical drive strength (500 µA sink/source at 3.3 V) and timing - neither is delayed or inverted relative to the other. This dual-output architecture eliminates external inverters in systems requiring both logic polarities, such as interfacing with legacy peripherals and modern SoCs.
Can the ADM708RAN operate reliably when VCC falls below 1 V?
The ADM708RAN guarantees valid RESET output states down to VCC = 1 V, as explicitly stated in the General Description and validated in Figure 12 of the datasheet. Below 1 V, the internal output transistors lose drive capability, and RESET may float or rise weakly. For applications requiring forced low-state below 1 V, Analog Devices recommends adding an external 10 kΩ pull-down resistor from RESET to GND, as shown in Figure 19. This ensures deterministic behavior during deep discharge or catastrophic supply collapse.
What package options are available for the ADM708RAN?
ADM708RAN is exclusively offered in the 8-lead narrow-body plastic dual in-line package (PDIP, N-8), per the Ordering Guide on page 14 of Rev. E. It is not available in SOIC (R-8) or tape-and-reel variants under the "AN" suffix - those use the "AR" or "ARZ" suffixes (e.g., ADM708RARZ). The N-8 package measures 0.300 inches wide with 0.100-inch lead pitch and complies with JEDEC MS-001 standards, making it suitable for through-hole prototyping and legacy industrial assembly.
ADM708RAN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Simple Reset/Power-On Reset
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- -
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 160ms Minimum
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
ADM708RAN FAQ
1.How can I place an order for ADM708RAN through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM708RAN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM708RAN reliable?
The price and inventory of ADM708RAN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM708RAN is usually 5 days.
3.What payment methods are accepted for ADM708RAN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM708RAN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM708RAN?
ADM708RAN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM708RAN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM708RAN?
For technical support, including ADM708RAN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM708RAN requirements.
6.How does Aetrix verify that ADM708RAN is sourced from the original manufacturer or authorized distributors?
All ADM708RAN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM708RAN meets industry standards.
7.What is the process for return or replacement of ADM708RAN?
All ADM708RAN units undergo pre-shipment inspection (PSI). If there is an issue with ADM708RAN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM708RAN part is unused and in its original packaging.
Return procedure for ADM708RAN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM708RAN Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

