My Inquiry
My Account
Analog Devices Inc. ADM805LANZ
- Part No.:
- ADM805LANZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
ADM805LANZ.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM805LANZ from Analog Devices is a precision microprocessor supervisory circuit with active-high RESET output, 4.65 V reset threshold, 200 ms reset timeout, 1.6 s watchdog timer, and automatic battery switchover for CMOS RAM backup. It operates over –40°C to +85°C and supports VCC down to 1 V during reset assertion, targeting embedded control and industrial computing systems requiring reliable power monitoring.
For engineers reviewing the ADM805LANZ datasheet, ADM805LANZ pinout, ADM805LANZ application, or ADM805LANZ equivalent, key selection considerations include its active-high RESET logic (vs. active-low alternatives), 4.65 V trip point tolerance (±150 mV), battery switchover hysteresis (40 mV), PFI comparator reference (1.25 V), and SO-8 package compatibility with legacy MAX805L designs.
Technical Context
The ADM805LANZ integrates four core functions in a single 8-pin SOIC: a precision voltage monitor with 4.65 V threshold and 40 mV hysteresis, a 1.6 s watchdog timer triggered by WDI transitions, a 1.25 V reference-based power fail comparator (PFI/PFO), and bidirectional battery switchover with <1 Ω on-resistance and sub-1 µA standby current.
Its RESET output remains functional down to VCC = 1 V, ensuring deterministic microprocessor hold during brownout; the active-high RESET signal eliminates need for external inverters in systems requiring high-asserted reset, and the internal PMOS switch enables seamless VCC-to-VBATT handover when VCC drops below VBATT by 20 mV.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65 V ±150 mV - guarantees reliable reset initiation at nominal +5 V supply with margin against ripple and drift. |
| Reset Timeout | 200 ms - provides sufficient stabilization time for microprocessor clock and memory after power-up or recovery. |
| Watchdog Period | 1.6 s - sets maximum software execution window before forced system reset to prevent lockup. |
| Battery Switchover Hysteresis | 40 mV - prevents oscillation during VCC/VBATT crossover during power-down or battery insertion. |
| PFI Reference Voltage | 1.25 V ±25 mV - enables accurate power-fail detection via external resistor divider for custom trip points. |
| Quiescent Current | 100 µA max - minimizes impact on primary supply during normal operation. |
| Battery Backup Current | 0.05 µA typical - extends lithium or supercapacitor backup life for years in low-power RAM retention. |
Pinout & Package
ADM805LANZ is housed in an 8-lead SOIC (SO-8) package with standard 1.27 mm pitch, compatible with automated PCB assembly and legacy footprint designs. Pin 1 is marked with a notch or dot; device orientation follows JEDEC MS-012.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main power supply input | +5 V nominal supply; powers internal circuitry and sources VOUT until switchover occurs. |
| VBATT | Backup battery input | Connects to 2.8–6 V backup source; automatically engages when VCC falls below reset threshold and VBATT exceeds VCC by ≥20 mV. |
| VOUT | Switched output rail | Delivers VCC or VBATT (whichever is higher and valid) to RAM or low-power peripherals; supports up to 100 mA load. |
| GND | Ground reference | Common return path for all analog and digital functions; must be low-impedance for noise immunity. |
| PFI | Power fail comparator input | Non-inverting input tied to external resistive divider; asserts PFO low when voltage drops below 1.25 V reference. |
| PFO | Power fail output | Open-drain active-low signal used to trigger NMI or initiate graceful shutdown before main supply collapse. |
| RESET | Active-high reset output | Push-pull output asserted high during reset condition; compatible with processors requiring high-true reset (e.g., ARM Cortex-M series). |
| WDI | Watchdog input | Three-level input (high/low/floating); toggling within 1.6 s resets watchdog; floating disables timer. |
Key Features
| Feature | Design Value |
|---|---|
| Active-high RESET output | Eliminates need for external inverter in systems where processor reset is active-high, reducing BOM count and board space. |
| Guaranteed reset down to VCC = 1 V | Ensures microprocessor remains held in reset during deep brownout, preventing undefined state or code execution at marginal voltage. |
| Integrated 1.25 V precision reference | Enables accurate, temperature-stable power-fail detection without external reference IC or trimming components. |
| Automatic battery switchover with 40 mV hysteresis | Prevents chattering during VCC decay/recovery and supports hot-swap of backup batteries without spurious reset. |
| Watchdog timer disable via floating WDI | Allows field firmware updates or debug modes to suspend watchdog supervision without hardware modification. |
Applications
| Industrial PLC Controllers | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: Power interruption during real-time sensor data acquisition and local storage to nonvolatile RAM. IC Role / Device Role / Timing Role: Supervisory IC providing brownout reset, battery-backed RAM retention, and watchdog supervision of safety-critical firmware loops. Use Value: Prevents corrupted memory writes and ensures deterministic restart after line sag; 4.65 V threshold aligns with industrial +5 V rail tolerances. |
Use Scenario: Maintaining volatile configuration and calibration data during AC mains loss in portable ultrasound units. IC Role / Device Role / Timing Role: Active-high RESET generator and VBATT switchover controller for SRAM backup, coordinated with PFO-triggered save-to-flash sequence. Use Value: Sub-1 µA battery current extends 3 V coin cell life beyond 5 years; 1.25 V PFI reference enables precise low-voltage warning before backup activation. |
| Telecom Base Station Management | Automotive Infotainment Head Units |
|
Use Scenario: Monitoring dual 5 V supplies (main + auxiliary) while preserving boot configuration in EEPROM shadow RAM during transient faults. IC Role / Device Role / Timing Role: Dual-supply supervisor with independent PFI sensing and active-high RESET for FPGA configuration controller. Use Value: 200 ms reset timeout satisfies Xilinx Spartan-7 FPGA power-on requirements; SO-8 package fits constrained carrier board layouts. |
Use Scenario: Ensuring safe shutdown and state preservation during vehicle ignition cycling or alternator voltage dips. IC Role / Device Role / Timing Role: Reset generator and watchdog monitor for ARM-based infotainment SoC, interfacing with CAN bus power management module. Use Value: 1.6 s watchdog period matches automotive software task scheduling intervals; 40 mV switchover hysteresis rejects alternator ripple-induced false triggers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX805LCSA+ | Pin-compatible but active-low RESET; 4.65 V threshold; 1.6 s watchdog; same SO-8 package. | Requires external inverter or processor with active-low reset input; no native support for high-true reset logic. | Select when redesigning legacy MAXIM-based boards and active-low reset is acceptable. |
| TPS3808G18DBVR | Adjustable reset threshold (via external resistor); 200 ms timeout; no battery switchover or PFI/PFO functions. | Lacks integrated backup power management and power-fail warning; suited for simpler reset-only use cases. | Select when only precision reset is needed and battery backup is handled separately. |
Compared with ADM805LANZ, MAX805LCSA+ offers identical timing and threshold specs but requires signal inversion for high-true systems, while TPS3808G18DBVR trades integrated battery/PFI functionality for threshold flexibility-making ADM805LANZ optimal for compact, self-contained supervisory designs needing all four functions in one SO-8 device.
Availability
ADM805LANZ is available at Aetrix Electronics and suitable for industrial control systems, medical diagnostics equipment, and telecom infrastructure requiring stable component supply, long-lifecycle support, and guaranteed SO-8 packaging consistency.
Supply support for ADM805LANZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision measurement and control.
The ADM690A/ADM805L/M family was designed specifically for robust microprocessor supervision in harsh environments-integrating reset, watchdog, battery switchover, and power-fail detection into a single IC to reduce system complexity and improve reliability.
FAQ
What is the reset voltage threshold for ADM805LANZ, and how tightly is it specified?
The ADM805LANZ has a nominal reset voltage threshold of 4.65 V, with guaranteed minimum and maximum values of 4.50 V and 4.75 V respectively across the full –40°C to +85°C operating range. This 250 mV total tolerance ensures reliable reset initiation even under worst-case temperature and supply ripple conditions, and is confirmed in the device's Absolute Maximum Ratings and Electrical Characteristics tables.
Does ADM805LANZ support active-high reset, and how does that differ from other parts in the family?
Yes, ADM805LANZ provides an active-high RESET output, which is explicitly documented as the complement of the active-low RESET signal found on ADM690A/ADM802L devices. This feature eliminates the need for external inverters in systems where the microprocessor or FPGA requires a high-asserted reset signal, distinguishing ADM805LANZ from its family members and simplifying interface design.
Can ADM805LANZ operate with VCC below 2 V, and what happens to RESET behavior?
Yes, ADM805LANZ guarantees RESET assertion down to VCC = 1 V, meaning the active-high RESET output remains high and holds the microprocessor in reset even during severe brownout. The datasheet confirms RESET output voltage remains functional at 0.8 V (ISOURCE = 4 µA) when VCC = 1.1 V, ensuring deterministic behavior far below typical logic thresholds.
How does the battery switchover function work in ADM805LANZ, and what is the switchover hysteresis?
ADM805LANZ switches VOUT from VCC to VBATT when VCC falls below the reset threshold and VBATT exceeds VCC by at least 20 mV; it switches back when VCC rises 20 mV above VBATT. The 40 mV total hysteresis (20 mV up + 20 mV down) prevents oscillation during slow VCC transitions, and is verified in the "Battery Switchover Threshold" specification table with test conditions for both power-up and power-down.
Is ADM805LANZ pin-compatible with older Maxim supervisory ICs, and which ones?
Yes, ADM805LANZ is pin-compatible with MAX805L in the SO-8 package, sharing identical pinout, electrical timing, and functional block diagram. This compatibility is explicitly stated in the datasheet's General Description section, enabling drop-in replacement in existing designs without layout changes-provided the active-high RESET signal meets system requirements.
ADM805LANZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active High
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
ADM805LANZ FAQ
1.How can I place an order for ADM805LANZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM805LANZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM805LANZ reliable?
The price and inventory of ADM805LANZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM805LANZ is usually 5 days.
3.What payment methods are accepted for ADM805LANZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM805LANZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM805LANZ?
ADM805LANZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM805LANZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM805LANZ?
For technical support, including ADM805LANZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM805LANZ requirements.
6.How does Aetrix verify that ADM805LANZ is sourced from the original manufacturer or authorized distributors?
All ADM805LANZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM805LANZ meets industry standards.
7.What is the process for return or replacement of ADM805LANZ?
All ADM805LANZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM805LANZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM805LANZ part is unused and in its original packaging.
Return procedure for ADM805LANZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM805LANZ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
