My Inquiry
My Account
Analog Devices Inc. ADM8691ARN
- Part No.:
- ADM8691ARN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADM8691ARN.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,228
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM8691ARN from Analog Devices is a 16-lead TSSOP microprocessor supervisory circuit providing precision reset generation (4.65 V threshold), adjustable watchdog timeout (100 ms / 1.6 s / external), battery backup switchover (VBATT to VOUT), CE gating (3 ns propagation), and power-fail warning (1.3 V PFI threshold) for embedded microcontroller systems requiring reliable power monitoring and data retention.
For engineers reviewing the ADM8691ARN datasheet, ADM8691ARN pinout, ADM8691ARN application, or ADM8691ARN equivalent, this page delivers verified functional roles, real-world timing behavior, battery switchover hysteresis (20 mV), CEIN-to-CEOUT gating latency, and WDO status signaling - all critical for fail-safe system initialization and brownout recovery in industrial controllers and automotive ECUs.
Technical Context
The ADM8691ARN integrates a precision 4.65 V reset comparator with 40 mV hysteresis, an internal oscillator selectable via OSC SEL/OSC IN for fixed or adjustable reset pulse width (50 ms typical) and watchdog timeout, and independent logic outputs: RESET (active low), WDO (watchdog status), LOW LINE (VCC monitor), BATT ON (battery switch control), and CEOUT (gated chip enable).
It implements dual-path power management: primary VCC-to-VOUT switching (0.7 Ω RON, 100 mA drive) and battery backup mode (7 Ω RON, 0.4 μA standby), with automatic switchover triggered at VCC–VBATT = 70 mV (rising) and 50 mV (falling), ensuring glitch-free RAM retention during supply transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65 V ±0.13 V - guarantees reset assertion before 5 V supply drops below safe microprocessor operating range. |
| Watchdog Timeout Options | 100 ms, 1.6 s, or externally adjustable - enables flexible firmware supervision without hardware changes. |
| VOUT Drive Capability | 100 mA at ≤0.2 V dropout - powers CMOS RAM directly without external pass transistor. |
| CE Gating Propagation Delay | 3 ns - prevents spurious writes during power transients by synchronizing CEOUT to VCC validity. |
| Battery Switchover Hysteresis | 20 mV - eliminates oscillation during slow VCC decay near VBATT voltage. |
| Supply Current (Normal) | 200 μA typical - supports low-power operation in always-on controller subsystems. |
| RESET Pulse Width | 50 ms typical - provides sufficient time for microprocessor clock stabilization and register initialization. |
Pinout & Package
ADM8691ARN is housed in a 16-lead Thin Shrink Small Outline Package (TSSOP), 4.4 mm × 5.0 mm body, 0.65 mm pitch, thermally rated at θJA = 158°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VBATT) | Backup Battery Input | Source for VOUT during main supply failure; accepts 2.0–4.25 V batteries or supercaps. |
| 2 (VOUT) | Switched Output | Delivers VCC or VBATT (whichever higher) to RAM; supports 100 mA load with <0.2 V dropout. |
| 3 (VCC) | Main Power Input | 5 V nominal supply input; monitored for reset assertion down to 1 V. |
| 4 (GND) | Ground Reference | Common 0 V reference for all analog comparators and digital outputs. |
| 5 (BATT ON) | Battery Switch Control | Active-high signal indicating VBATT is active on VOUT; drives external PNP base for >100 mA loads. |
| 6 (LOW LINE) | VCC Monitor Output | Active-high signal asserting when VCC > 4.65 V; complements RESET for active-high processor interfaces. |
| 7 (OSC IN) | Oscillator Input | Accepts external clock (0–500 kHz) or capacitor (47 pF typical) to configure reset/watchdog timing. |
| 8 (OSC SEL) | Oscillator Mode Select | High/floating = internal oscillator; low = external clock/capacitor mode; includes 5 μA internal pull-up. |
| 9 (PFI) | Power-Fail Input | Non-inverting comparator input; triggers PFO low when voltage <1.3 V (±0.05 V). |
| 10 (PFO) | Power-Fail Output | Active-low interrupt output used to initiate controlled data save before power loss. |
| 11 (WDI) | Watchdog Input | Three-level input (0.8 V / 3.5 V thresholds); resets timer on any transition; disabled if floating or at midsupply. |
| 12 (CEOUT) | Gated Chip Enable | Replicates CEIN when VCC valid; forced high during reset/brownout to block memory writes. |
| 13 (CEIN) | Chip Enable Input | Input to CE gating circuit; must be tied to GND or VOUT if unused. |
| 14 (WDO) | Watchdog Status Output | Active-low signal asserting when watchdog times out; cleared by next WDI transition or VCC brownout. |
| 15 (RESET) | Reset Output | Active-low reset signal with internal 3 μA pull-up; asserts for 50 ms after VCC recovery. |
| 16 (RESET) | Complementary Reset | Active-high reset output (inverse of pin 15); supports processors requiring high-true reset. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable Reset & Watchdog Timing | Configurable via OSC SEL/OSC IN to support diverse firmware boot sequences and supervision intervals. |
| Independent WDO Status Output | Provides dedicated watchdog fault indication without consuming processor GPIO or polling overhead. |
| 3 ns CE Gating Propagation | Ensures memory write protection activates faster than RAM access timing, preventing corruption during brownout. |
| 20 mV Battery Switchover Hysteresis | Eliminates chatter during marginal VCC conditions, preserving RAM data integrity across slow power transitions. |
| 1.3 V Precision Power-Fail Detection | Enables early warning of supply collapse for deterministic shutdown and nonvolatile storage. |
Applications
| Industrial PLC Controller | Automotive Body Control Module |
|---|---|
Use Scenario: Maintains volatile configuration data in SRAM during engine cranking-induced 5 V rail sag. IC Role / Device Role / Timing Role: Supervisory IC providing VCC brownout detection, battery-backed VOUT, and CE gating to freeze memory writes until stable power returns. Use Value: Prevents EEPROM wear and configuration corruption by blocking writes during sub-4.65 V events lasting up to 100 ms. | Use Scenario: Powers CAN transceiver and microcontroller SRAM during ignition-off battery drain scenarios. IC Role / Device Role / Timing Role: Dual-role device: battery switchover source (VBATT → VOUT) and watchdog supervisor (WDI toggled by CAN activity). Use Value: Extends sleep-mode runtime by limiting VOUT supply current to 0.4 μA while maintaining communication readiness. |
| Medical Infusion Pump | Point-of-Sale Terminal |
Use Scenario: Guarantees safe shutdown and data logging when AC adapter disconnects unexpectedly. IC Role / Device Role / Timing Role: Power-fail detector (PFI→PFO) triggers emergency save routine; RESET holds MCU in reset until backup power stabilizes. Use Value: Meets IEC 62304 Class C requirements by ensuring deterministic state capture before VCC falls below 4.5 V. | Use Scenario: Protects transaction logs in flash memory during brief UPS switchover gaps. IC Role / Device Role / Timing Role: CEOUT disables flash write enable during VCC dip; WDO monitors host processor liveliness during payment processing. Use Value: Eliminates need for external write-protect logic, reducing BOM count and PCB area in cost-sensitive retail hardware. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX691CPE+ | Fixed 1.6 s watchdog; no CE gating or WDO output; 8-pin PDIP/SOIC only. | Lacks RAM write protection and independent watchdog status - requires external logic for CE control. | Choose for legacy 8-pin designs where CE gating and WDO are unnecessary. |
| TPS3823DBVR | Single reset output (no complementary RESET); no battery switchover or PFI/PFO; 5-pin SOT-23. | Designed for basic reset-only functions; cannot replace ADM8691ARN's multi-function integration. | Select only when supervisory needs are limited to reset generation with minimal footprint. |
Compared with MAX691CPE+ and TPS3823DBVR, the ADM8691ARN uniquely combines battery switchover, CE gating, and WDO status in one 16-pin TSSOP - eliminating four discrete components and enabling robust data retention in space-constrained embedded systems.
Availability
ADM8691ARN is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive body control modules, medical infusion pumps, and point-of-sale terminals requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADM8691ARN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM8691ARN belongs to Analog Devices' microprocessor supervisory product line, engineered specifically to consolidate power monitoring, battery backup, memory protection, and watchdog supervision into single-chip solutions for safety-critical embedded systems.
FAQ
What is the minimum VCC voltage at which ADM8691ARN guarantees RESET assertion?
The ADM8691ARN guarantees RESET assertion down to VCC = 1 V, ensuring the microprocessor remains held in reset even during deep brownout conditions. This capability is confirmed in the General Description (Page 3) and Absolute Maximum Ratings (Page 6), where RESET functionality is explicitly specified to operate at VCC as low as 1 V - critical for orderly shutdown in battery-backed systems.
Does ADM8691ARN support both active-low and active-high reset outputs?
Yes, ADM8691ARN provides two dedicated reset outputs: pin 15 (RESET) is active-low, and pin 16 (RESET) is active-high (complementary). This dual-output architecture eliminates the need for external inverters when interfacing with processors requiring either polarity, as documented in the Pin Function Descriptions (Page 7) and General Description (Page 3).
How does ADM8691ARN handle CE gating during power failure?
During power failure, ADM8691ARN forces CEOUT (pin 12) high regardless of CEIN state, blocking memory writes to preserve data integrity. This behavior is hardwired and occurs whenever VCC falls below the 4.65 V reset threshold or VBATT becomes active, as detailed in the CE Gating section (Page 13) and Figure 21.
What is the maximum continuous current ADM8691ARN can deliver from VOUT in battery backup mode?
In battery backup mode, ADM8691ARN delivers up to 250 μA continuously from VOUT while maintaining VBATT − 0.005 V output regulation (Table 2, Page 4). For higher currents, the device relies on its 7 Ω backup MOSFET switch - optimized for low-quiescent, long-duration CMOS RAM retention rather than high-load operation.
Can ADM8691ARN's watchdog timer be disabled, and how?
Yes, the ADM8691ARN watchdog timer is disabled when WDI (pin 11) is left floating or driven to midsupply (~2.5 V), as stated in the WDI Input description (Page 7) and Watchdog Timer section (Page 12). This allows safe operation in systems where firmware cannot guarantee periodic WDI toggling without adding external pull-up/down resistors.
ADM8691ARN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
ADM8691ARN FAQ
1.How can I place an order for ADM8691ARN through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM8691ARN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM8691ARN reliable?
The price and inventory of ADM8691ARN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM8691ARN is usually 5 days.
3.What payment methods are accepted for ADM8691ARN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM8691ARN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM8691ARN?
ADM8691ARN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM8691ARN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM8691ARN?
For technical support, including ADM8691ARN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM8691ARN requirements.
6.How does Aetrix verify that ADM8691ARN is sourced from the original manufacturer or authorized distributors?
All ADM8691ARN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM8691ARN meets industry standards.
7.What is the process for return or replacement of ADM8691ARN?
All ADM8691ARN units undergo pre-shipment inspection (PSI). If there is an issue with ADM8691ARN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM8691ARN part is unused and in its original packaging.
Return procedure for ADM8691ARN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM8691ARN Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
