My Inquiry
My Account
Analog Devices Inc. ADM8691ARN-REEL
- Part No.:
- ADM8691ARN-REEL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADM8691ARN-REEL.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,398
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM8691ARN-REEL from Analog Devices is a 16-pin TSSOP microprocessor supervisory circuit providing precision reset generation (4.65 V threshold, 50 ms/adjustable timeout), battery backup switchover (VBATT to VOUT, 0.7 Ω on-resistance), watchdog timer (100 ms / 1.6 s / adjustable), power-fail warning (1.3 V PFI threshold), and CE signal gating (3 ns propagation delay) for CMOS RAM write protection in embedded control systems.
For engineers reviewing the ADM8691ARN-REEL datasheet, ADM8691ARN-REEL pinout, ADM8691ARN-REEL application, or ADM8691ARN-REEL equivalent, this page delivers verified functional roles, real-world timing behavior, battery switchover hysteresis (20 mV), CEOUT logic behavior under brownout, and WDO status signaling - all critical for reliable system power sequencing and data integrity design.
Technical Context
The ADM8691ARN-REEL integrates five core supervisory functions: a precision 4.65 V reset comparator with 40 mV hysteresis and guaranteed operation down to VCC = 1 V; a dual-mode watchdog timer supporting fixed (100 ms/1.6 s) or externally adjustable timeouts via OSC IN; a 1.3 V power-fail comparator driving PFO; automatic battery switchover with 70 mV turn-on/50 mV turn-off thresholds; and CEIN-to-CEOUT gating that forces CEOUT high during reset.
Its 16-pin TSSOP package hosts dedicated terminals for BATT ON (active-high battery status), LOW LINE (active-low VCC monitor), WDO (watchdog timeout indicator), and OSC SEL (oscillator mode selection), enabling independent control of reset timing, watchdog behavior, and memory protection without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65 V ±0.13 V - ensures reliable reset assertion for standard 5 V ±5% supplies. |
| Reset Timeout | 50 ms (typical) or adjustable - provides sufficient stabilization time after power-up before releasing processor. |
| VOUT Drive Capability | 100 mA max at ≤0.2 V dropout - powers CMOS RAM directly without external pass transistor. |
| Battery Switchover Hysteresis | 20 mV - prevents oscillation during slow VCC decay near VBATT voltage. |
| CE Propagation Delay | 3 ns - enables precise, glitch-free gating of chip enable signals during brownout. |
| Watchdog Timeout Options | 100 ms, 1.6 s, or externally adjustable - supports both fast fault detection and safe post-reset initialization windows. |
| PFI Threshold Accuracy | 1.3 V ±0.05 V - allows accurate early warning of 5 V supply collapse before reset threshold is breached. |
Pinout & Package
ADM8691ARN-REEL is housed in a 16-lead TSSOP package (4.4 mm × 5.0 mm, 0.65 mm pitch), optimized for space-constrained industrial and automotive PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VBATT | Backup battery input; internally selected over VCC when VBATT > VCC + 70 mV. |
| 2 | VOUT | Switched output delivering VCC or VBATT; drives RAM with ≤0.2 V dropout at 100 mA. |
| 3 | VCC | Main 5 V supply input; monitored for reset, watchdog, and CE gating decisions. |
| 4 | GND | Common ground reference for all analog and digital functions. |
| 5 | BATT ON | Active-high logic output indicating VBATT is active on VOUT; drives external PNP base. |
| 6 | LOW LINE | Active-low VCC monitor output; asserts low immediately below 4.65 V reset threshold. |
| 7 | OSC IN | Oscillator input for external clock or capacitor-based timing adjustment of reset/watchdog. |
| 8 | OSC SEL | Oscillator mode select; high/floating enables internal oscillator, low enables external timing. |
| 9 | PFI | Power-fail input; comparator triggers PFO low when voltage falls below 1.3 V. |
| 10 | PFO | Power-fail output; provides early warning interrupt before VCC reaches reset threshold. |
| 11 | WDI | Watchdog input; three-level (high/mid/low) interface requiring toggling within timeout window. |
| 12 | CEOUT | Gated chip enable output; tracks CEIN when VCC is valid, forced high during reset/brownout. |
| 13 | CEIN | Chip enable input; buffered and protected by CEOUT logic to prevent spurious writes. |
| 14 | WDO | Watchdog output; goes low on timeout and resets only on next WDI transition or VCC brownout. |
| 15 | RESET | Active-low reset output; asserted for 50 ms (or adjustable) after VCC rise or watchdog timeout. |
| 16 | RESET | Active-high reset output; complement of pin 15 for processors requiring high-asserted reset. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable Reset & Watchdog Timing | Configurable via OSC SEL/OSC IN to support 100 ms fast fault detection or 1.6 s safe initialization windows. |
| Guaranteed Operation Down to 1 V VCC | Ensures RESET remains asserted through deep brownout, holding processor in known state until full shutdown. |
| Integrated CE Gating with 3 ns Delay | Prevents invalid writes to battery-backed RAM during power transitions without external logic or timing margin. |
| Low-Power Battery Backup Mode | 0.4 μA typical supply current with VBATT active and VCC = 0 V - extends lithium or supercapacitor backup life. |
| Dual Reset Outputs (Active-Low + Active-High) | Eliminates need for external inverters when interfacing with mixed-logic-family microprocessors. |
Applications
| Industrial PLC Controller | Automotive Body Control Module |
|---|---|
|
Use Scenario: Maintains RAM data integrity during engine cranking-induced 5 V rail sag (down to 3.5 V) and ensures deterministic reset upon recovery. IC Role / Device Role / Timing Role: Supervisory IC providing brownout reset, battery-backed RAM switchover, and CE gating to freeze memory access during voltage instability. Use Value: Prevents corrupted configuration storage and eliminates boot-loop risk caused by marginal VCC conditions. |
Use Scenario: Monitors 5 V supply in door module during load dump events and initiates graceful EEPROM save before power loss. IC Role / Device Role / Timing Role: Power supervisor generating PFO interrupt for early warning, RESET for MCU hold, and WDO for software stall detection. Use Value: Enables reliable last-write-before-power-loss using PFI comparator response <1 µs and 1.3 V trip point. |
| Medical Infusion Pump | Smart Energy Meter |
|
Use Scenario: Secures volatile therapy parameters in SRAM during AC power interruption, using lithium coin cell backup. IC Role / Device Role / Timing Role: Battery switchover controller with 20 mV hysteresis and 0.4 μA standby current, plus CEOUT-driven RAM write lockout. Use Value: Guarantees zero data loss during 100+ ms line outage via sub-1 V reset hold and glitch-free CE gating. |
Use Scenario: Detects imminent grid failure via secondary 3.3 V rail monitoring and triggers flash memory commit before main 5 V collapse. IC Role / Device Role / Timing Role: Dual-supply monitor using PFI for auxiliary rail and RESET for primary MCU, with adjustable timeout for firmware commit latency. Use Value: Achieves Class 0.5 meter certification compliance by ensuring timestamp-critical data persistence across power cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX691CPE+ | Fixed 50 ms reset, no CE gating, no WDO output, 8-pin PDIP/SOIC only. | Lacks RAM write protection and separate watchdog status signaling; suitable only for basic reset-only designs. | Select when cost-sensitive legacy replacement is needed and CE/WDO functions are unused. |
| TPS3823MPW | Single 3.3 V reset threshold (3.08 V), no battery switchover, no PFI input, 5-pin SOT-23. | Designed for low-voltage microcontrollers only; cannot monitor 5 V rails or manage backup power paths. | Select only for new 3.3 V systems where battery backup and multi-rail monitoring are unnecessary. |
Compared with MAX691CPE+ and TPS3823MPW, the ADM8691ARN-REEL uniquely combines 5 V rail supervision, battery switchover, CE gating, and dual watchdog outputs in one 16-pin TSSOP - making it irreplaceable in systems requiring coordinated power sequencing and data integrity across brownout, backup, and fail-safe states.
Availability
ADM8691ARN-REEL is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive body control modules, medical infusion pumps, smart energy meters, and intelligent instrumentation requiring stable component supply with long-term lifecycle assurance.
Supply support for ADM8691ARN-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM8691ARN-REEL belongs to Analog Devices' microprocessor supervisory IC product line, engineered specifically for robust power monitoring, battery-backed memory protection, and fail-safe system recovery in harsh operating environments.
FAQ
What is the minimum VCC voltage at which ADM8691ARN-REEL guarantees RESET assertion?
The ADM8691ARN-REEL guarantees RESET remains asserted down to VCC = 1 V, ensuring the microprocessor stays held in reset during deep brownout conditions until complete power removal. This behavior is confirmed in the General Description and Specifications sections of the Rev. C datasheet, where RESET output voltage is specified at 4–20 mV with VCC = 1 V and ISINK = 10 μA. This capability is critical for preventing undefined MCU states in automotive and industrial applications with unstable power rails.
Does ADM8691ARN-REEL support adjustable reset timeout, and how is it configured?
Yes, ADM8691ARN-REEL supports adjustable reset timeout via the OSC SEL and OSC IN pins. When OSC SEL is low, an external capacitor on OSC IN sets the timeout (e.g., 200 ms × C/47 pF for ADM8691). When OSC SEL is high or floating, OSC IN selects between fixed 50 ms (OSC IN high) or adjustable modes. This configurability is documented in Table 5 and Figures 17–20 of the Rev. C datasheet, enabling precise alignment with system boot timing requirements without redesigning the PCB.
How does the CEOUT pin behave during a VCC brownout event?
During a VCC brownout below the 4.65 V reset threshold, the ADM8691ARN-REEL forces CEOUT high regardless of CEIN state - effectively disabling chip enable to battery-backed RAM and preventing spurious writes. This behavior is explicitly described in the "CE Gating and RAM Write Protection" section (Page 13) and illustrated in Figure 22 of the Rev. C datasheet. The 3 ns propagation delay ensures minimal timing uncertainty, making CEOUT a deterministic hardware lock for memory integrity.
What is the function of the BATT ON pin on ADM8691ARN-REEL, and what load can it drive?
The BATT ON pin on ADM8691ARN-REEL is an active-high open-drain output that signals when VBATT is selected as the source for VOUT. It can sink up to 35 mA (typical) and is designed to directly drive the base of an external PNP transistor for higher-current battery backup paths. Per the Pin Function Descriptions (Page 7), BATT ON has a 0.3 V max output voltage at 3.2 mA sink current, enabling robust interfacing with discrete pass devices while maintaining low quiescent current in backup mode.
Can ADM8691ARN-REEL monitor a power supply other than the main 5 V rail?
Yes, ADM8691ARN-REEL can monitor auxiliary rails via the PFI (Power-Fail Input) pin, which features a precision 1.3 V threshold comparator. By scaling an external supply (e.g., 3.3 V or 12 V) with a resistor divider into PFI, designers can generate a PFO interrupt before the main 5 V rail collapses - enabling preemptive data save operations. This capability is detailed in the "Power-Fail Warning Comparator" section (Page 14) and validated in Figure 8 (PFI threshold vs. temperature), confirming ±50 mV accuracy over −40°C to +85°C.
ADM8691ARN-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
ADM8691ARN-REEL FAQ
1.How can I place an order for ADM8691ARN-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM8691ARN-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM8691ARN-REEL reliable?
The price and inventory of ADM8691ARN-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM8691ARN-REEL is usually 5 days.
3.What payment methods are accepted for ADM8691ARN-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM8691ARN-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM8691ARN-REEL?
ADM8691ARN-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM8691ARN-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM8691ARN-REEL?
For technical support, including ADM8691ARN-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM8691ARN-REEL requirements.
6.How does Aetrix verify that ADM8691ARN-REEL is sourced from the original manufacturer or authorized distributors?
All ADM8691ARN-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM8691ARN-REEL meets industry standards.
7.What is the process for return or replacement of ADM8691ARN-REEL?
All ADM8691ARN-REEL units undergo pre-shipment inspection (PSI). If there is an issue with ADM8691ARN-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM8691ARN-REEL part is unused and in its original packaging.
Return procedure for ADM8691ARN-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM8691ARN-REEL Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
