My Inquiry
My Account
Analog Devices Inc. ADM8691ARNZ
- Part No.:
- ADM8691ARNZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADM8691ARNZ.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,323
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM8691ARNZ from Analog Devices is a 16-lead TSSOP microprocessor supervisory circuit providing precision reset generation (4.65 V threshold, 50 ms/200 ms adjustable), battery backup switchover (VBATT 2.0–4.25 V, VOUT up to 100 mA), watchdog timer (100 ms/1.6 s/adjustable), power-fail detection (1.3 V PFI threshold), and CE gating with 3 ns propagation delay for CMOS RAM write protection in embedded control systems.
For engineers reviewing the ADM8691ARNZ datasheet, ADM8691ARNZ pinout, ADM8691ARNZ application, or ADM8691ARNZ equivalent, key selection considerations include its dual reset/watchdog timeout configurability, guaranteed RESET assertion down to VCC = 1 V, integrated BATT ON output for external PNP drive, active-high RESET complement, and TSSOP-16 package compatibility with space-constrained industrial controllers and automotive ECUs.
Technical Context
The ADM8691ARNZ implements a dual-mode oscillator architecture: internal (OSC SEL high/floating) enables fixed 100 ms or 1.6 s watchdog timeout selection via OSC IN logic level, while external mode (OSC SEL low) supports capacitor- or clock-driven timing for adjustable reset pulse width (200 ms × C/47 pF) and watchdog period (1.6 sec × C/47 pF). Its reset generator guarantees operation down to 1 V VCC and includes 40 mV hysteresis for noise immunity.
Battery switchover uses a comparator-based control with 70 mV turn-on and 50 mV turn-off thresholds, yielding 20 mV hysteresis to prevent oscillation during slow VCC decay; the 0.7 Ω internal PMOS switch delivers up to 100 mA in normal mode, while the 7 Ω backup MOSFET maintains <2.5 mV dropout at 250 µA in battery mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65 V nominal (4.5–4.73 V range); ensures reliable reset assertion for 5 V ±5% supplies. |
| Reset Pulse Width | 50 ms or adjustable up to 200 ms; provides sufficient stabilization time after power-up or brownout recovery. |
| Watchdog Timeout | 100 ms, 1.6 s, or externally adjustable; supports both fast fault detection and safe post-reset initialization windows. |
| VOUT Drive Capability | 100 mA max at VCC − 0.125 V; powers CMOS RAM banks without external pass transistors. |
| Battery Switchover Range | VBATT = 2.0–4.25 V; compatible with lithium, NiCd, and supercapacitor backup sources. |
| CE Gating Propagation Delay | 3 ns typical; enables real-time write protection during VCC brownout without timing violations. |
| Supply Current (Active) | 140–200 µA; minimizes system standby power in always-on monitoring applications. |
| Standby Current (Battery Mode) | 0.4–1 µA; extends backup runtime in long-term memory retention scenarios. |
Pinout & Package
ADM8691ARNZ is housed in a 16-lead TSSOP package (4.4 mm × 5.0 mm, 0.65 mm pitch), RoHS-compliant and rated for −40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VBATT | Backup battery input; internally compared to VCC to enable automatic switchover to VOUT when main supply fails. |
| 2 | VOUT | Main output rail; delivers VCC or VBATT (whichever higher) to RAM or logic; rated for 100 mA continuous load. |
| 3 | VCC | Primary 5 V supply input; powers internal circuitry and feeds VOUT during normal operation. |
| 4 | GND | System ground reference for all analog and digital functions; must be low-impedance for reset accuracy. |
| 5 | BATT ON | Open-drain logic output; goes high when VBATT powers VOUT; drives external PNP base to extend VOUT current beyond 100 mA. |
| 6 | LOW LINE | Active-high reset status signal; asserts high when VCC falls below 4.65 V; complements active-low RESET. |
| 7 | OSC IN | Oscillator input; accepts external clock (0–500 kHz) or capacitor (47 pF typical) to configure reset/watchdog timing. |
| 8 | OSC SEL | Oscillator mode select; high/floating enables internal oscillator; low enables external timing source. |
| 9 | PFI | Power-fail comparator input; triggers PFO low when voltage drops below 1.3 V; monitors auxiliary rails or battery health. |
| 10 | PFO | Power-fail warning output; active-low interrupt signal used to initiate graceful shutdown before VCC collapse. |
| 11 | WDI | Three-level watchdog input; resets timer on any transition; disabled when floating or at midsupply (~1.9 V). |
| 12 | CEOUT | Gated chip-enable output; tracks CEIN when VCC ≥ 4.65 V; forced high during reset to block RAM writes. |
| 13 | CEIN | Chip-enable input; user-supplied signal gated by internal supervisor to enforce write protection during brownout. |
| 14 | WDO | Watchdog status output; goes low on timeout and returns high on next WDI transition or LOW LINE assertion. |
| 15 | RESET | Active-low reset output; pulses low for 50/200 ms after VCC recovery or watchdog timeout; drives CMOS inputs directly. |
| 16 | RESET | Active-high reset output; inverted complement of pin 15; interfaces with processors requiring high-asserted reset. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable Reset Timing | Configurable 50 ms or 200 ms pulse width via OSC SEL/OSC IN; eliminates need for external RC networks in diverse power-up profiles. |
| Dual Watchdog Modes | Fixed 100 ms/1.6 s or capacitor-adjustable timeout; balances rapid fault response with robust post-reset initialization safety. |
| Integrated CE Gating | 3 ns propagation delay between CEIN and CEOUT; prevents spurious RAM writes during sub-millisecond VCC transients. |
| Battery Switchover Hysteresis | 20 mV (70 mV on, 50 mV off); suppresses chattering during slow VCC decay near VBATT voltage. |
| Ultra-Low Backup Current | 0.4 µA typical supply current in battery mode; enables >10-year backup runtime with standard CR2032 cells. |
| Guaranteed 1 V Operation | RESET remains functional down to VCC = 1 V; ensures deterministic shutdown even during deep brownout conditions. |
Applications
| Industrial PLC Controller | Automotive Body Control Module |
|---|---|
Use Scenario: Maintains volatile configuration data in SRAM during engine cranking-induced 5 V rail dips below 4.2 V. IC Role / Device Role / Timing Role: Supervisory IC providing battery-backed VOUT, active-low RESET for MCU hold, and PFO-triggered EEPROM save sequence. Use Value: Prevents SRAM corruption and ensures state recovery after 500 ms cranking events without external supervision logic. | Use Scenario: Monitors 12 V-to-5 V DC/DC converter output and triggers controlled shutdown before ignition-off voltage collapse. IC Role / Device Role / Timing Role: Power monitor generating PFO interrupt at 1.3 V PFI threshold and asserting RESET at 4.65 V VCC threshold. Use Value: Enables 200 ms window for saving door lock position and lighting state prior to full system power loss. |
| Medical Infusion Pump | Smart Energy Meter |
Use Scenario: Protects dose calibration data stored in battery-backed CMOS RAM during AC mains interruption. IC Role / Device Role / Timing Role: Dual-role supervisor: VOUT powers RAM, CEOUT gates RAM write enable, and watchdog verifies pump motor controller liveness. Use Value: Guarantees RAM integrity and detects firmware hangs with 100 ms watchdog timeout-critical for FDA Class II compliance. | Use Scenario: Preserves metering registers and tariff tables in EEPROM during utility grid brownouts lasting seconds to minutes. IC Role / Device Role / Timing Role: Supervisor providing adjustable 200 ms RESET pulse, PFO-driven EEPROM store command, and CEOUT-gated EEPROM write protect. Use Value: Eliminates need for discrete power-fail comparators and backup switches, reducing BOM count by 4 components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX691ACPE+ | Fixed 50 ms reset, no CE gating, no adjustable watchdog; 8-pin PDIP/SOIC only. | Lacks RAM write protection and configurable timing; suitable only for basic reset-only designs. | Select when cost-sensitive, non-adjustable timing suffices and CE gating is unnecessary. |
| TPS3823MPW | Single 3.08 V reset threshold, no battery switchover, no watchdog, no PFI/PFO; 5-pin SOT-23. | Designed for simple voltage monitoring only; cannot replace ADM8691ARNZ's multi-function integration. | Select only for minimal footprint voltage supervisors where backup, watchdog, and PFI are handled externally. |
Compared with MAX691ACPE+ and TPS3823MPW, the ADM8691ARNZ uniquely integrates battery switchover, CE gating, and dual-mode watchdog in a single TSSOP-16 package-enabling complete power management for RAM-based microcontrollers without supplemental ICs.
Availability
ADM8691ARNZ is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive body control modules, medical infusion pumps, and smart energy meters requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for ADM8691ARNZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM8691ARNZ belongs to Analog Devices' microprocessor supervisory IC family, engineered to consolidate reset, battery backup, watchdog, power-fail warning, and memory write protection into one device for resource-constrained embedded systems.
FAQ
What is the guaranteed minimum operating VCC voltage for RESET assertion in ADM8691ARNZ?
The ADM8691ARNZ guarantees RESET assertion down to VCC = 1 V, ensuring the microprocessor remains held in reset during deep brownout conditions where other supervisors fail. This capability is confirmed in the General Description and Specifications sections of the Rev. C datasheet, and applies across the full −40°C to +85°C temperature range. The ADM8691ARNZ uses a dedicated low-voltage comparator stage independent of the main reset threshold circuitry to maintain this behavior.
Can ADM8691ARNZ drive an external PNP transistor for higher VOUT current, and how is it implemented?
Yes, ADM8691ARNZ can drive an external PNP transistor using its BATT ON output (Pin 5). When VBATT powers VOUT, BATT ON goes high and sinks up to 35 mA, directly driving the base of a PNP pass transistor (e.g., MMBT3906) to extend VOUT current beyond the internal 100 mA limit. This is documented in the Battery Switchover Section and Figure 24 of the Rev. C datasheet. The ADM8691ARNZ datasheet specifies BATT ON's sink capability and recommends a 1 kΩ base resistor for typical implementation.
How does the CE gating function of ADM8691ARNZ protect CMOS RAM during power failure?
The ADM8691ARNZ protects CMOS RAM by forcing CEOUT (Pin 12) high whenever VCC falls below the 4.65 V reset threshold, regardless of CEIN (Pin 13) state. This blocks write operations to RAM during brownout, preventing data corruption. With a 3 ns propagation delay, CEOUT responds faster than most RAM access times, ensuring no invalid writes occur. This behavior is verified in Figure 22 (Chip Enable Timing) and the CE Gating section of the Rev. C datasheet, and applies identically across all operating conditions of the ADM8691ARNZ.
What are the exact watchdog timeout options available on ADM8691ARNZ, and how are they selected?
The ADM8691ARNZ offers three watchdog timeout options: 100 ms, 1.6 s, or externally adjustable. Selection is controlled by OSC SEL (Pin 8) and OSC IN (Pin 7): with OSC SEL high/floating, OSC IN low selects 100 ms and OSC IN high selects 1.6 s; with OSC SEL low, an external capacitor on OSC IN sets timeout per fOSC = 184,000/C(pF). All modes default to 1.6 s immediately after reset. These configurations are exhaustively detailed in Table 5 and Figures 17–20 of the ADM8691ARNZ Rev. C datasheet.
Is ADM8691ARNZ pin-compatible with other devices in the ADM869x family, and what are the key package differences?
No, ADM8691ARNZ is not pin-compatible with ADM8690 or ADM8695 due to differing pin counts and functions: ADM8690 uses an 8-lead SOIC/PDIP package with 8 pins, while ADM8691ARNZ and ADM8695 use 16-lead packages (TSSOP, SOIC_W, SOIC_N, PDIP) with additional pins for CEIN, CEOUT, WDO, LOW LINE, OSC IN, and OSC SEL. The ADM8691ARNZ specifically uses the 16-lead TSSOP package (RNZ suffix), and its pinout is defined in Figure 4 and Table 4 of the Rev. C datasheet. Pin compatibility exists only within the 16-lead variants (ADM8691/ADM8695), not across the full ADM869x family.
ADM8691ARNZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
ADM8691ARNZ FAQ
1.How can I place an order for ADM8691ARNZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM8691ARNZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM8691ARNZ reliable?
The price and inventory of ADM8691ARNZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM8691ARNZ is usually 5 days.
3.What payment methods are accepted for ADM8691ARNZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM8691ARNZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM8691ARNZ?
ADM8691ARNZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM8691ARNZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM8691ARNZ?
For technical support, including ADM8691ARNZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM8691ARNZ requirements.
6.How does Aetrix verify that ADM8691ARNZ is sourced from the original manufacturer or authorized distributors?
All ADM8691ARNZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM8691ARNZ meets industry standards.
7.What is the process for return or replacement of ADM8691ARNZ?
All ADM8691ARNZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM8691ARNZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM8691ARNZ part is unused and in its original packaging.
Return procedure for ADM8691ARNZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM8691ARNZ Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
