Analog Devices Inc. ADM8691ARUZ
- Part No.:
- ADM8691ARUZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
ADM8691ARUZ.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,204
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM8691ARUZ from Analog Devices is a 16-pin TSSOP microprocessor supervisory circuit providing precision reset generation (4.65 V threshold), adjustable watchdog timeout (100 ms / 1.6 s / external), battery backup switchover (VOUT up to 100 mA), CE gating (3 ns propagation), and power-fail warning (1.3 V PFI threshold) for embedded 5 V systems.
For engineers reviewing the ADM8691ARUZ datasheet, ADM8691ARUZ pinout, ADM8691ARUZ application, or ADM8691ARUZ equivalent, this page delivers verified functional roles, real-world timing behavior, battery switchover hysteresis (20 mV), CEOUT logic gating under brownout, and WDO status signaling - all critical for reliable system power sequencing and data retention design.
Technical Context
The ADM8691ARUZ integrates a precision 4.65 V reset comparator with 40 mV hysteresis, an internal oscillator selectable between 100 ms and 1.6 s watchdog periods (or externally adjustable via OSC IN/OSC SEL), and independent BATT ON, LOW LINE, and WDO outputs. Its dual-mode oscillator supports both fixed and capacitor-timed configurations.
It implements fast CEIN-to-CEOUT gating (3 ns delay) with automatic high-Z override during reset, battery switchover with 70 mV turn-on and 50 mV turn-off thresholds, and a dedicated 1.3 V power-fail comparator feeding PFO - all operating down to VCC = 1 V for guaranteed shutdown integrity.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65 V ±0.13 V; ensures compatibility with 5 V ±5% supplies and guarantees reset assertion before microprocessor instability. |
| Watchdog Timeout | 100 ms or 1.6 s (selectable); provides flexible fault detection window for firmware recovery without false triggers during boot. |
| VOUT Drive Capability | 100 mA at <0.2 V dropout; powers CMOS RAM directly without external pass transistor in normal operation. |
| Battery Switchover Hysteresis | 20 mV (70 mV rise / 50 mV fall); prevents oscillation during slow VCC decay near VBATT voltage. |
| CEOUT Propagation Delay | 3 ns; enables precise, glitch-free write protection of battery-backed RAM during brownout transitions. |
| PFI Threshold | 1.30 V ±0.05 V; allows accurate early-warning detection of 5 V supply collapse before reset threshold is breached. |
| Supply Current (Active) | 200 μA typical; minimizes load on primary 5 V rail during continuous supervision. |
| Standby Current (Battery Mode) | 0.4 μA typical; extends lithium or supercapacitor backup life for years in storage or low-power sleep. |
Pinout & Package
ADM8691ARUZ is housed in a 16-lead TSSOP package (4.4 mm × 5.0 mm, 0.65 mm pitch), optimized for space-constrained industrial and automotive PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VBATT | Backup battery input; source for VOUT when VCC drops below VBATT − 70 mV. |
| 2 | VOUT | Switched output; delivers VCC or VBATT (whichever higher) to RAM or logic; rated 100 mA. |
| 3 | VCC | Main 5 V supply input; powers internal circuitry and sources VOUT during normal operation. |
| 4 | GND | System ground reference for all analog and digital functions. |
| 5 | BATT ON | Open-drain logic output; signals VBATT active state and drives external PNP base for >100 mA loads. |
| 6 | LOW LINE | Active-low reset complement; asserts when VCC < 4.5 V and deasserts immediately above 4.73 V. |
| 7 | OSC IN | Oscillator input; accepts external clock (0–500 kHz) or 47 pF capacitor to set reset/watchdog timing. |
| 8 | OSC SEL | Oscillator mode select; high/floating enables internal oscillator; low enables external timing control. |
| 9 | PFI | Power-fail comparator input; monitors auxiliary rails or decaying VCC for early warning at 1.3 V. |
| 10 | PFO | Active-low power-fail output; interrupts MCU to save data before VCC crosses reset threshold. |
| 11 | WDI | Watchdog input; three-level (high/mid/low); reset triggered by missing transition within timeout window. |
| 12 | CEOUT | Gated chip-enable output; tracks CEIN when VCC is valid; forced high during reset/brownout. |
| 13 | CEIN | Chip-enable input; controls CEOUT gating; connect to RAM/EEPROM CE or /WR line. |
| 14 | WDO | Watchdog status output; goes low on timeout and returns high on next WDI transition or VCC undervoltage. |
| 15 | RESET | Active-low reset output; pulses low for 50 ms after VCC recovery or watchdog timeout; drives CMOS directly. |
| 16 | RESET | Active-high reset output; inverted complement of pin 15; for processors requiring high-asserted reset. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable Reset Pulse Width | 50 ms default or user-configurable via OSC IN/OSC SEL; accommodates diverse processor initialization times. |
| Dual Watchdog Timeout Modes | 100 ms short period (post-initialization) and 1.6 s long period (post-reset); prevents premature timeout during boot. |
| True Battery Switchover Control | Automatic VCC/VBATT selection with 20 mV hysteresis and BATT ON signal; eliminates manual switching logic. |
| Sub-1 V Reset Operation | RESET remains asserted down to VCC = 1 V; guarantees controlled shutdown even during deep brownout. |
| Integrated CE Gating | 3 ns CEIN→CEOUT delay with automatic high-Z override; prevents spurious writes during power instability. |
| Low-Power Supervision | 200 μA active current and 0.4 μA battery-backup current; suitable for always-on industrial monitoring nodes. |
Applications
| Industrial PLC Controller | Automotive Infotainment Head Unit |
|---|---|
|
Use Scenario: Maintains RAM data and initiates safe shutdown during engine cranking-induced 5 V sag. IC Role / Device Role / Timing Role: Supervisory circuit providing brownout reset, battery-backed RAM power switchover, and PFO-triggered data save. Use Value: Prevents corruption of configuration and calibration data stored in SRAM during transient supply collapse. |
Use Scenario: Powers backup RAM and disables write access during ignition cycle voltage dips below 4.5 V. IC Role / Device Role / Timing Role: Dual-role supervisor: generates RESET for MCU and gates CEOUT to protect EEPROM writes. Use Value: Ensures infotainment settings survive repeated start-stop cycles without data loss or flash wear. |
| Medical Diagnostic Handheld | Smart Energy Meter |
|
Use Scenario: Preserves patient session data in battery-backed SRAM when main power is disconnected. IC Role / Device Role / Timing Role: Battery switchover controller and watchdog timer; monitors firmware liveness during measurement sequences. Use Value: Enables instant resume after hot-swap battery replacement without recalibration or reinitialization. |
Use Scenario: Detects grid failure 100+ ms before VCC crosses reset threshold and triggers secure meter state save. IC Role / Device Role / Timing Role: Power-fail comparator (PFI/PFO) and adjustable watchdog; operates from supercapacitor backup. Use Value: Guarantees tamper-proof kWh logging continuity during brief outages (<200 ms) without external circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX691ACPE+ | Fixed 1.6 s watchdog; no CE gating or adjustable reset; 8-pin DIP/SOIC only. | Lacks RAM write protection and battery switchover control; suitable only for basic reset-only designs. | Select when footprint and cost constrain design and advanced features are unnecessary. |
| TPS3823-50DBVR | Single 5.0 V reset threshold; no watchdog, battery switchover, or PFI; SOT-23-5 package. | Provides only power-on reset and manual reset; no supervision beyond VCC monitoring. | Choose for ultra-compact, low-cost applications where full supervision is not required. |
Compared with MAX691ACPE+ and TPS3823-50DBVR, the ADM8691ARUZ uniquely combines adjustable watchdog timing, CE gating, and battery switchover in one 16-pin TSSOP - enabling single-chip data integrity protection for 5 V microprocessor systems without discrete support components.
Availability
ADM8691ARUZ is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive infotainment units, medical handheld diagnostics, smart energy meters, and battery-backed data loggers requiring stable component supply across extended temperature ranges.
Supply support for ADM8691ARUZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM8691ARUZ belongs to Analog Devices' microprocessor supervisory IC product line, engineered specifically to replace discrete reset + battery switch + watchdog solutions in 5 V embedded systems with guaranteed sub-1 V reset hold and integrated memory protection.
FAQ
What is the minimum VCC voltage at which ADM8691ARUZ guarantees RESET assertion?
The ADM8691ARUZ guarantees RESET assertion down to VCC = 1 V. This ensures the microprocessor remains held in reset during deep brownout conditions, preventing undefined operation or data corruption. The RESET output remains functional and actively driven even as VCC collapses, making ADM8691ARUZ suitable for systems requiring fail-safe shutdown behavior. This specification is validated across the full industrial temperature range (−40°C to +85°C).
How does the ADM8691ARUZ implement battery backup switchover, and what is its hysteresis?
The ADM8691ARUZ automatically switches VOUT between VCC and VBATT based on relative voltage levels: it connects VOUT to VBATT when VCC falls below VBATT − 70 mV (turn-on), and reconnects to VCC when VCC rises above VBATT + 50 mV (turn-off), yielding 20 mV hysteresis. This prevents chattering during slow supply decay. The internal 7 Ω MOSFET in battery mode draws only 0.4 μA, supporting multi-year backup with lithium coin cells or supercapacitors. ADM8691ARUZ also provides the BATT ON signal to drive external PNP transistors for >100 mA loads.
Can the reset pulse width and watchdog timeout of ADM8691ARUZ be adjusted, and how?
Yes. The ADM8691ARUZ supports adjustable reset pulse width (50 ms default) and watchdog timeout (100 ms / 1.6 s default) via two methods: (1) OSC SEL high/floating + OSC IN tied high (100 ms) or low (1.6 s); or (2) OSC SEL low + external capacitor (47 pF nominal) on OSC IN to set both parameters proportionally (e.g., 400 ms × C/47 pF for reset). An external clock (0–500 kHz) applied to OSC IN with OSC SEL low offers precise cycle-based timing. All configurations are validated in the ADM8691ARUZ datasheet Rev. C.
What is the function of CEIN and CEOUT pins on ADM8691ARUZ, and what is their propagation delay?
CEIN is the chip-enable input; CEOUT is its gated, buffered replica. When VCC is above 4.73 V, CEOUT follows CEIN with a guaranteed 3 ns propagation delay. When VCC drops below the reset threshold (~4.5 V), CEOUT is forced high regardless of CEIN state - blocking writes to battery-backed RAM or EEPROM. This hardware-enforced write protection prevents data corruption during power instability. The ADM8691ARUZ CEOUT output can directly drive standard CMOS inputs without pull-up resistors, and its 3 ns delay ensures timing-critical memory interfaces remain synchronized.
Does ADM8691ARUZ provide both active-low and active-high reset outputs, and how are they used?
Yes. ADM8691ARUZ provides two independent reset outputs: pin 15 (RESET) is active-low, and pin 16 (RESET) is active-high - the logical inverse. This dual-output architecture eliminates the need for external inverters when interfacing with microprocessors that require opposite reset polarity (e.g., ARM Cortex-M series vs. legacy 8051 derivatives). Both outputs share the same timing: 50 ms pulse width after VCC recovery or watchdog timeout, and both remain asserted down to VCC = 1 V. The ADM8691ARUZ datasheet confirms simultaneous operation and drive capability for direct CMOS loading.
ADM8691ARUZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
ADM8691ARUZ FAQ
1.How can I place an order for ADM8691ARUZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM8691ARUZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM8691ARUZ reliable?
The price and inventory of ADM8691ARUZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM8691ARUZ is usually 5 days.
3.What payment methods are accepted for ADM8691ARUZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM8691ARUZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM8691ARUZ?
ADM8691ARUZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM8691ARUZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM8691ARUZ?
For technical support, including ADM8691ARUZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM8691ARUZ requirements.
6.How does Aetrix verify that ADM8691ARUZ is sourced from the original manufacturer or authorized distributors?
All ADM8691ARUZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM8691ARUZ meets industry standards.
7.What is the process for return or replacement of ADM8691ARUZ?
All ADM8691ARUZ units undergo pre-shipment inspection (PSI). If there is an issue with ADM8691ARUZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM8691ARUZ part is unused and in its original packaging.
Return procedure for ADM8691ARUZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM8691ARUZ Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

