Analog Devices Inc. ADM8693ARW
- Part No.:
- ADM8693ARW
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ADM8693ARW.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,092
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM8693ARW from Analog Devices is a 16-lead TSSOP microprocessor supervisory circuit providing precision reset generation (4.4 V threshold), adjustable watchdog timeout (100 ms / 1.6 s / external), battery backup switchover (VCC/VBATT to VOUT), CE gating (3 ns propagation), and power-fail detection (1.3 V PFI comparator) for embedded systems requiring reliable power sequencing and data integrity in industrial controllers.
For engineers reviewing the ADM8693ARW datasheet, ADM8693ARW pinout, ADM8693ARW application, or ADM8693ARW equivalent, this page delivers verified functional specifications, real-world timing behavior, battery switchover hysteresis (20 mV), CEOUT logic control under brownout, and design-meaningful parameter values - all confirmed for the ADM8693ARW variant specifically.
Technical Context
The ADM8693ARW integrates a dual-mode oscillator (internal 10.24 kHz or external clock/capacitor) that independently controls both reset pulse width (50 ms or adjustable) and watchdog timeout (100 ms/1.6 s/adjustable). Its battery switchover uses PMOS/NMOS switching with 70 mV turn-on and 50 mV turn-off thresholds, ensuring stable VOUT sourcing up to 100 mA from VCC or 250 µA from VBATT.
It features three-level WDI input (internally biased to 38% VCC, ~5 MΩ impedance), active-high RESET complement output, and dedicated BATT ON and LOW LINE status outputs. CEIN-to-CEOUT gating enforces write protection by forcing CEOUT high during VCC undervoltage, independent of CEIN state.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.4 V (guaranteed 4.25–4.48 V), compatible with 5 V ±10% supplies and ensures deterministic reset assertion before microprocessor malfunction. |
| Reset Pulse Width | 50 ms typical (adjustable via OSC IN/OSC SEL), sufficient for full microprocessor power stabilization after cold start or brownout recovery. |
| Watchdog Timeout | 100 ms (short) or 1.6 s (long), with automatic 1.6 s post-reset delay - prevents spurious timeout during boot initialization. |
| Battery Switchover | VCC-to-VBATT transition at 70 mV (rising), 50 mV (falling), 20 mV hysteresis - eliminates oscillation during slow VCC decay near battery voltage. |
| VOUT Drive Capability | 100 mA from VCC (0.7 Ω RDS(on)), 250 µA from VBATT (7 Ω RDS(on)) - supports direct CMOS RAM backup without external pass devices. |
| CE Gating Delay | 3 ns propagation (CEIN → CEOUT), enabling real-time write protection activation during VCC collapse without timing margin loss. |
| PFI Comparator Threshold | 1.3 V ±50 mV (25°C), used for early power-fail warning or low-battery detection with sub-µA input bias current. |
Pinout & Package
ADM8693ARW is housed in a 16-lead TSSOP package (RU-16), pin-compatible with 16-lead PDIP and SOIC_N variants. Pin functions are validated per Analog Devices Rev. B datasheet Figures 4 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Main power supply input | 5 V nominal supply; powers internal circuitry and sources VOUT up to 100 mA; reset asserted down to 1 V VCC. |
| VBATT | Backup battery input | Accepts 2.0–4.0 V battery; enables seamless switchover to backup power when VCC drops below VBATT − 50 mV. |
| VOUT | Switched output rail | Delivers VCC or VBATT (whichever higher) to RAM; dropout <2.5 mV @ 1 mA, <125 mV @ 100 mA - preserves memory voltage integrity. |
| RESET | Active-low reset output | Drives microprocessor reset pin; guaranteed low until VCC > 4.4 V + hysteresis; remains functional down to VCC = 1 V. |
| RESET (pin 15) | Active-high reset output | Complement of RESET pin; directly interfaces with processors requiring active-high reset assertion. |
| WDI | Watchdog input | Three-level input (biased to 38% VCC); resets timer on any edge; disabled if floating or at midsupply - no external pull required. |
| PFI | Power-fail comparator input | Non-inverting input referenced to 1.3 V; detects supply droop or low battery; draws ±0.01 nA - negligible loading on monitored rail. |
| PFO | Power-fail output | Open-drain output; goes low when PFI < 1.3 V; sinks 25 mA - drives LEDs, interrupts, or latches without external components. |
| CEIN | Chip enable input | Logic input gated to CEOUT; must be driven low or tied to GND/VOUT when unused to prevent unintended RAM writes. |
| CEOUT | Gated chip enable output | Replicates CEIN when VCC > 4.4 V; forced high during reset/brownout - blocks all RAM writes during unstable power. |
| BATT ON | Battery switchover status | Active-high open-drain output; indicates VBATT is active on VOUT; sinks 35 mA - directly drives PNP base for >100 mA boost. |
| LOW LINE | VCC undervoltage indicator | Active-low output; asserts immediately when VCC falls below 4.4 V; deasserts as soon as VCC rises above threshold - no delay. |
| OSC SEL | Oscillator mode select | Internal 3 µA pull-up; high/floating selects internal oscillator; low enables external clock or capacitor timing - configures both reset and watchdog periods. |
| OSC IN | Oscillator timing input | Accepts external clock (0–500 kHz) or 47 pF capacitor; sets precise reset/watchdog timing; frequency = 184,000/C(pF) with cap. |
| GND | Ground reference | 0 V return for all analog and digital functions; decoupling capacitor must be placed adjacent to VCC/GND pins. |
| WDO | Watchdog status output | Active-low open-drain output; goes low on watchdog timeout; returns high on next WDI edge or VCC brownout - enables fault logging. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable reset and watchdog timing | Configurable via OSC SEL/OSC IN to support diverse boot sequences and firmware watchdog service intervals without hardware change. |
| Dual reset outputs (active-low and active-high) | Eliminates need for external inverters when interfacing with mixed-logic microprocessors or FPGAs requiring either reset polarity. |
| Sub-µA battery standby current | 0.4–1 µA supply current in battery-backup mode - extends lithium or supercapacitor backup life to years in low-duty-cycle systems. |
| 3 ns CE gating propagation | Ensures write protection activates faster than RAM access time, preventing corruption even during nanosecond-scale VCC transients. |
| Integrated 1.3 V power-fail comparator | Provides early warning of supply collapse with 1.3 V threshold and <1 µs response - enables graceful shutdown or data save before reset. |
Applications
| Industrial PLC Controller | Automotive Body Control Module |
|---|---|
|
Use Scenario: Maintains SRAM data during engine cranking-induced 5 V rail sag (down to 3.5 V for 100 ms). IC Role / Device Role / Timing Role: Supervisory IC asserting RESET and forcing CEOUT high while monitoring VCC and enabling VBATT switchover. Use Value: Prevents corrupted configuration storage and ensures deterministic restart after voltage recovery - no firmware reinitialization needed. |
Use Scenario: Detects alternator failure and initiates EEPROM save before main 5 V rail collapses below 4.2 V. IC Role / Device Role / Timing Role: Power-fail detector (PFI→PFO) triggering MCU interrupt, while WDO monitors firmware liveliness. Use Value: Enables 200+ ms of safe shutdown time using backup capacitor energy - meets ISO 16750-2 transient immunity requirements. |
| Medical Infusion Pump | Smart Energy Meter |
|
Use Scenario: Guarantees RAM retention during AC mains interruption using coin-cell battery backup. IC Role / Device Role / Timing Role: Battery switchover controller (VCC/VBATT→VOUT) with BATT ON status signaling and CEOUT write lock. Use Value: Achieves >10-year data retention with 0.4 µA VBATT quiescent draw - exceeds IEC 60601-1 battery life mandates. |
Use Scenario: Monitors 3.3 V auxiliary rail for tamper detection and initiates secure flash erase on undervoltage event. IC Role / Device Role / Timing Role: Precision voltage monitor (4.4 V threshold) with hysteresis and fast LOW LINE assertion. Use Value: Detects 5% rail deviation in <1 µs, triggering cryptographic wipe before voltage drops to unsafe logic levels. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM8691ARW | Identical 16-lead TSSOP package and pinout; reset threshold 4.65 V (vs. 4.4 V); same adjustable timing and CE gating. | Suitable for 5 V +10%/−5% supplies (e.g., legacy industrial boards), not 5 V ±10% rails where ADM8693ARW's 4.4 V threshold provides wider margin. | Select ADM8691ARW only when system VCC tolerance aligns with 4.65 V threshold; otherwise ADM8693ARW ensures robustness across wider 5 V tolerances. |
| MAX693CPE+ | 8-lead PDIP; fixed 4.65 V reset; no CE gating, no adjustable watchdog; 200 ms reset pulse; no PFI/PFO comparator. | Limited to basic reset-only applications without RAM protection or power-fail warning; lacks battery switchover status outputs. | Choose MAX693CPE+ only for cost-sensitive, space-tolerant designs needing only power-on reset - not for data-integrity-critical systems. |
Compared with ADM8691ARW and MAX693CPE+, the ADM8693ARW uniquely combines 4.4 V reset threshold for wide 5 V tolerance, CEOUT write protection, and PFI-based early power-fail detection - making it the only option supporting full data integrity architecture in compact TSSOP form.
Availability
ADM8693ARW is available at Aetrix Electronics and suitable for industrial PLC controllers, automotive body control modules, medical infusion pumps, and smart energy meters requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADM8693ARW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, founded in 1965 and headquartered in Wilmington, MA.
The ADM869x family was designed specifically for microprocessor system reliability - integrating reset, watchdog, battery switchover, write protection, and power-fail detection into single-chip solutions for industrial, automotive, and medical embedded applications.
FAQ
What is the exact reset voltage threshold for ADM8693ARW, and how does it vary with temperature?
The ADM8693ARW has a nominal reset voltage threshold of 4.4 V, with guaranteed min/max values of 4.25 V and 4.48 V over the full industrial temperature range (−40°C to +85°C). Figure 10 in the datasheet shows typical variation of ±12 mV from 25°C across −40°C to +125°C, confirming stability within specification limits. This 4.4 V threshold makes ADM8693ARW compatible with 5 V ±10% power supplies, unlike the 4.65 V variants.
Does ADM8693ARW support adjustable reset pulse width, and how is it configured?
Yes, ADM8693ARW supports adjustable reset pulse width via the OSC SEL and OSC IN pins. With OSC SEL high or floating, reset width is fixed at 50 ms; with OSC SEL low, connecting a capacitor (e.g., 47 pF) to OSC IN yields ~50 ms × C/47 pF, while an external clock gives 512 cycles (short) or 2048 cycles (long). This configurability allows tuning to match specific microprocessor startup timing requirements without board redesign.
How does the battery switchover function in ADM8693ARW, and what is its hysteresis?
ADM8693ARW switches VOUT between VCC and VBATT based on relative voltage: VOUT connects to VBATT when VCC falls 50 mV below VBATT (power-down), and reconnects to VCC when VCC rises 70 mV above VBATT (power-up). This 20 mV hysteresis prevents oscillation during slow VCC decay near battery voltage. The switchover is fully automatic, requires no external components, and maintains VOUT regulation to within 2.5 mV at 1 mA load.
Can ADM8693ARW drive CMOS RAM directly, and what is its maximum VOUT current capability?
Yes, ADM8693ARW can drive CMOS RAM directly: VOUT delivers up to 100 mA from VCC (with 0.7 Ω RDS(on)) and 250 µA from VBATT (with 7 Ω RDS(on)). For peak RAM currents exceeding 100 mA, a bypass capacitor (≥0.1 µF) is recommended at VOUT. If continuous >100 mA is required, the BATT ON output can drive an external PNP transistor - a capability not present in 8-lead variants like ADM8692.
What is the purpose of the CEIN and CEOUT pins on ADM8693ARW, and how do they protect memory?
The CEIN and CEOUT pins implement hardware write protection: CEOUT is a buffered, 3 ns-delayed replica of CEIN during normal operation, but is forced high whenever VCC falls below 4.4 V or during reset - regardless of CEIN state. This ensures CMOS RAM or EEPROM write inputs are disabled during brownout, preventing data corruption. CEOUT directly drives CE/CS/WRITE pins, eliminating need for external logic or pull-ups.
ADM8693ARW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.4V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
ADM8693ARW FAQ
1.How can I place an order for ADM8693ARW through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM8693ARW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM8693ARW reliable?
The price and inventory of ADM8693ARW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM8693ARW is usually 5 days.
3.What payment methods are accepted for ADM8693ARW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM8693ARW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM8693ARW?
ADM8693ARW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM8693ARW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM8693ARW?
For technical support, including ADM8693ARW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM8693ARW requirements.
6.How does Aetrix verify that ADM8693ARW is sourced from the original manufacturer or authorized distributors?
All ADM8693ARW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM8693ARW meets industry standards.
7.What is the process for return or replacement of ADM8693ARW?
All ADM8693ARW units undergo pre-shipment inspection (PSI). If there is an issue with ADM8693ARW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM8693ARW part is unused and in its original packaging.
Return procedure for ADM8693ARW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM8693ARW Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

