My Inquiry
My Account
Analog Devices Inc. ADM8695ARW-REEL
- Part No.:
- ADM8695ARW-REEL
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
ADM8695ARW-REEL.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,590
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM8695ARW-REEL from Analog Devices is a 16-pin TSSOP microprocessor supervisory circuit integrating power-on/brownout reset, adjustable watchdog timer (100 ms / 1.6 s / external), battery backup switchover (VBATT to VOUT), power-fail warning (1.3 V PFI threshold), and CE gating with 3 ns propagation delay. It supports 5 V systems with 4.65 V reset threshold and operates down to VCC = 1 V for guaranteed reset assertion in low-voltage shutdown.
For engineers reviewing the ADM8695ARW-REEL datasheet, ADM8695ARW-REEL pinout, ADM8695ARW-REEL application, or ADM8695ARW-REEL equivalent, key selection criteria include adjustable reset timeout (200 ms typical), dual watchdog modes, active-high RESET complement, BATT ON drive capability for external PNP transistors, and integrated RAM write protection via CEIN/CEOUT.
Technical Context
The ADM8695ARW-REEL implements a precision 4.65 V reset threshold comparator with 40 mV hysteresis and guarantees RESET assertion down to VCC = 1 V. Its watchdog logic accepts three-level WDI input (floating/midsupply disables timer) and delivers both RESET and dedicated WDO outputs.
It integrates dual oscillator control: internal (OSC SEL high/floating) for fixed timing or external (OSC SEL low) via OSC IN for capacitor- or clock-driven adjustment of both reset pulse width and watchdog timeout. Battery switchover uses PMOS/NMOS switching with 70 mV turn-on and 50 mV turn-off thresholds and 20 mV hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.65 V ±0.13 V - ensures reliable reset for 5 V ±5% supplies; remains active down to VCC = 1 V. |
| Reset Timeout | 200 ms typical - longer than ADM8690/8691 (50 ms), providing extended stabilization time for complex boot sequences. |
| Watchdog Timeout | 100 ms / 1.6 s selectable or externally adjustable - enables flexible firmware supervision without hardware changes. |
| Battery Switchover | VCC–VBATT threshold: 70 mV (rise), 50 mV (fall) - prevents oscillation during slow VCC decay; supports 2.0–4.25 V VBATT. |
| VOUT Drive Capability | 100 mA max at VCC − 0.2 V - sufficient for direct CMOS RAM supply; low dropout enables efficient backup operation. |
| CE Gating Delay | 3 ns max - preserves timing integrity for high-speed memory access; forces CEOUT high during reset or brownout. |
| Supply Current | 200 μA typical (active), 0.4 μA in battery backup - minimizes system standby power consumption. |
Pinout & Package
ADM8695ARW-REEL is housed in a 16-lead TSSOP package (4.4 mm × 5.0 mm, 0.65 mm pitch), RoHS-compliant and moisture-sensitive level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (VBATT) | Backup battery input | Accepts 2.0–4.25 V backup source; internally compared to VCC to enable automatic switchover to VOUT. |
| 2 (VOUT) | Switched output supply | Delivers up to 100 mA from VCC or VBATT; powers CMOS RAM directly; voltage drop ≤ 0.2 V at full load. |
| 3 (VCC) | Main power supply input | 5 V nominal input; monitored for reset generation and switchover control; valid down to 1 V for reset hold. |
| 4 (GND) | Ground reference | Common 0 V return for all analog and digital functions; decoupling required near VCC/VBATT pins. |
| 5 (BATT ON) | Battery status indicator | Active-high open-drain output signaling VBATT is active on VOUT; sinks 35 mA to drive external PNP base. |
| 6 (LOW LINE) | Active-low reset complement | Inverted RESET signal - goes low when VCC < 4.65 V; used by processors requiring active-low reset assertion. |
| 7 (OSC IN) | Oscillator timing input | Accepts external clock (0–500 kHz) or capacitor (47 pF typical) to adjust reset/watchdog timing per Table 5. |
| 8 (OSC SEL) | Oscillator mode select | High/floating → internal oscillator; low → external timing; includes 5 μA internal pull-up. |
| 9 (PFI) | Power-fail input | Non-inverting comparator input referenced to 1.3 V; triggers PFO low when supply drops below warning threshold. |
| 10 (PFO) | Power-fail output | Active-low interrupt output; signals imminent power loss to initiate data save routines before VCC collapse. |
| 11 (WDI) | Watchdog input | Three-level input (low/high/floating); each transition resets timer; midsupply or floating disables watchdog. |
| 12 (CEOUT) | Gated chip enable output | Replicates CEIN when VCC is valid; forced high during reset/brownout to prevent spurious RAM writes. |
| 13 (CEIN) | Chip enable input | Direct interface to processor's CE/CS/WRITE line; must be tied to GND or VOUT if unused. |
| 14 (WDO) | Watchdog status output | Active-low output asserting watchdog timeout; resets high on next WDI transition or LOW LINE activation. |
| 15 (RESET) | Active-low reset output | Drives microprocessor reset pin; 50 Ω typical impedance; no external pull-up needed due to 3 μA internal pull-up. |
| 16 (RESET) | Active-high reset output | Complementary to pin 15; provides active-high reset for processors lacking internal inverter or requiring polarity match. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable reset timeout | 200 ms typical (vs. 50 ms in ADM8690/8691) - accommodates slower microprocessor initialization or FPGA configuration. |
| Dual watchdog modes | Fixed 100 ms / 1.6 s or fully adjustable via OSC IN - eliminates need for external timing components in most designs. |
| Integrated CE gating | 3 ns propagation delay with automatic high-force during brownout - prevents corrupted writes to battery-backed RAM. |
| Low-power battery backup | 0.4 μA standby current with VBATT active and VCC = 0 V - extends lithium or supercapacitor backup life to years. |
| Robust power-fail detection | 1.3 V PFI threshold with ±25 nA input bias - enables accurate monitoring of 3.3 V, 2.5 V, or custom rails using resistor dividers. |
Applications
| Industrial PLC Control | Medical Diagnostic Equipment |
|---|---|
|
Use Scenario: Programmable logic controller operating in factory environments with fluctuating 5 V supply and requirement for deterministic restart after brownout. IC Role / Device Role / Timing Role: Supervisory IC providing power-on reset, watchdog supervision of main CPU, and battery-backed RAM protection during mains interruption. Use Value: 200 ms reset timeout ensures full FPGA reconfiguration before software execution; BATT ON drives external PNP to sustain 200 mA RAM load beyond internal 100 mA limit. |
Use Scenario: Portable ultrasound device with lithium coin-cell backup and strict data integrity requirements during power transitions. IC Role / Device Role / Timing Role: System supervisor managing VCC monitoring, power-fail warning (PFO → MCU interrupt), and CE gating to lock RAM during low-VCC conditions. Use Value: 1.3 V PFI threshold enables precise detection of 3.3 V rail collapse; CEOUT's 3 ns delay preserves real-time memory access timing while blocking writes during fault. |
| Automotive Infotainment Head Unit | Network Router with Persistent Configuration |
|
Use Scenario: In-vehicle infotainment system exposed to cold-crank (4.0 V) and load-dump (18 V) events, requiring fail-safe boot and memory retention. IC Role / Device Role / Timing Role: Reset generator with extended VCC operational range (1 V min), battery switchover for SRAM backup, and watchdog enforcement of firmware liveness. Use Value: RESET assertion down to 1 V holds CPU in reset during cold-crank recovery; VBATT switchover hysteresis prevents chatter during slow VCC ramp. |
Use Scenario: Carrier-grade Ethernet router storing routing tables in battery-backed CMOS RAM and requiring zero-data-loss across unplanned outages. IC Role / Device Role / Timing Role: Dual-role supervisor: (1) generating clean reset on power-up, (2) enabling write-protection via CEOUT to prevent corruption during brownout. Use Value: Adjustable watchdog timeout (100 ms) allows tight supervision of critical packet-forwarding threads; CEIN/CEOUT path blocks writes even if CPU executes errant code. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADM8691ARW-REEL | 50 ms fixed reset timeout (vs. 200 ms); identical pinout, watchdog, and CE features. | Suitable for faster-booting microcontrollers where shorter reset hold is acceptable. | Select ADM8691ARW-REEL only if system boot completes reliably within 50 ms; otherwise ADM8695ARW-REEL avoids race conditions. |
| MAX695CPE+ | 8-pin PDIP/SOIC; no CE gating, no WDO, no OSC IN/SEL; fixed 1.6 s watchdog; 4.65 V reset. | Limited to basic reset + watchdog in space-constrained legacy designs without RAM protection needs. | Choose MAX695CPE+ only for cost-sensitive, low-feature applications where CE gating and adjustable timing are unnecessary. |
Compared with ADM8691ARW-REEL and MAX695CPE+, the ADM8695ARW-REEL uniquely combines extended 200 ms reset timing, full CE write protection, and dual-mode watchdog-making it the sole option for systems requiring robust memory integrity during complex boot or brownout recovery.
Availability
ADM8695ARW-REEL is available at Aetrix Electronics and suitable for industrial PLC control, medical diagnostic equipment, automotive infotainment head units, and network routers requiring stable component supply across long production lifecycles.
Supply support for ADM8695ARW-REEL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM8695ARW-REEL belongs to Analog Devices' microprocessor supervisory IC product line, engineered specifically for deterministic power sequencing, memory data integrity, and fail-safe operation in mission-critical embedded systems.
FAQ
What is the reset timeout duration of the ADM8695ARW-REEL, and how is it configured?
The ADM8695ARW-REEL has a nominal reset timeout of 200 ms, which is fixed and non-adjustable-unlike the ADM8691's 50 ms or externally configurable variants. This value is inherent to the ADM8695 die and requires no external components or pin strapping. The 200 ms duration ensures sufficient stabilization time for microprocessors with longer boot sequences or FPGA configuration cycles before releasing the RESET signal. The ADM8695ARW-REEL achieves this timing using its internal oscillator when OSC SEL is high or floating; no capacitor or clock source is needed for default operation.
Does the ADM8695ARW-REEL support both active-high and active-low reset outputs?
Yes, the ADM8695ARW-REEL provides two independent reset outputs: pin 15 (RESET) is active-low, and pin 16 (RESET) is active-high-functionally complementary. This dual-output architecture eliminates the need for external inverters when interfacing with processors that require either polarity. Both outputs assert synchronously during power-up, brownout, or watchdog timeout events, and both remain valid down to VCC = 1 V. The active-high RESET output is particularly valuable in systems where the host MCU lacks an internal reset inverter or mandates positive-logic reset signaling.
How does the ADM8695ARW-REEL handle battery backup switchover, and what is the maximum supported VBATT voltage?
The ADM8695ARW-REEL performs automatic battery backup switchover by continuously comparing VCC and VBATT. When VCC falls below VBATT minus 50 mV (power-down), it switches VOUT to VBATT; when VCC rises above VBATT plus 70 mV (power-up), it switches back to VCC-providing 20 mV hysteresis to prevent oscillation. VBATT accepts 2.0 V to 4.25 V, compatible with standard lithium coin cells (3.0 V), rechargeable Li-ion (3.6–4.2 V), or supercapacitors. During backup, VOUT delivers VBATT − 0.005 V at 250 µA, with total supply current dropping to 0.4 µA to maximize backup runtime.
Can the ADM8695ARW-REEL's watchdog timer be disabled, and if so, how?
Yes, the ADM8695ARW-REEL watchdog timer can be disabled by leaving the WDI pin floating or driving it to approximately VCC/2 (midsupply). The WDI input is a three-level interface with internal biasing at 38% of VCC and ~5 MΩ impedance; neither logic high nor low states disable it-only the high-impedance or mid-rail condition halts timeout counting. When disabled, WDO remains high and no RESET pulses are generated due to watchdog expiry. This behavior is documented in the datasheet's "WDI Input" specification and functional description, and requires no additional configuration pins or registers.
What is the purpose of the CEIN and CEOUT pins on the ADM8695ARW-REEL, and how do they protect memory?
The CEIN and CEOUT pins implement hardware-enforced write protection for battery-backed CMOS RAM or EEPROM. CEIN accepts the processor's chip-enable or write signal; CEOUT replicates it with ≤3 ns delay when VCC is valid (>4.65 V), but forces a logic high state whenever VCC drops below the reset threshold or during brownout. This action disables memory writes unconditionally-even if firmware executes errantly-preserving data integrity. CEOUT's fast gating and guaranteed high-state during fault make the ADM8695ARW-REEL suitable for applications where RAM corruption during power failure is unacceptable, such as medical or industrial control systems.
ADM8695ARW-REEL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.65V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
ADM8695ARW-REEL FAQ
1.How can I place an order for ADM8695ARW-REEL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM8695ARW-REEL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM8695ARW-REEL reliable?
The price and inventory of ADM8695ARW-REEL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM8695ARW-REEL is usually 5 days.
3.What payment methods are accepted for ADM8695ARW-REEL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM8695ARW-REEL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM8695ARW-REEL?
ADM8695ARW-REEL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM8695ARW-REEL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM8695ARW-REEL?
For technical support, including ADM8695ARW-REEL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM8695ARW-REEL requirements.
6.How does Aetrix verify that ADM8695ARW-REEL is sourced from the original manufacturer or authorized distributors?
All ADM8695ARW-REEL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM8695ARW-REEL meets industry standards.
7.What is the process for return or replacement of ADM8695ARW-REEL?
All ADM8695ARW-REEL units undergo pre-shipment inspection (PSI). If there is an issue with ADM8695ARW-REEL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM8695ARW-REEL part is unused and in its original packaging.
Return procedure for ADM8695ARW-REEL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM8695ARW-REEL Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
