My Inquiry
My Account
Analog Devices Inc. ADM8697AN
- Part No.:
- ADM8697AN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
ADM8697AN.pdf
- Description:
- IC SUPERVISOR 1 CHANNEL 16DIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,283
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM8697AN from Analog Devices is a microprocessor supervisory circuit with integrated chip-enable (CE) gating, low-line voltage monitoring, watchdog timer, and power-fail detection. It features 50 ms reset timeout, 1.3 V LLIN threshold, 2 ns CE propagation delay, and operates from 3.0 V to 5.5 V VCC. It is used in embedded controllers and automotive systems requiring reliable RAM write protection during brownout.
For engineers reviewing the ADM8697AN datasheet, ADM8697AN pinout, ADM8697AN application, or ADM8697AN equivalent, this page delivers verified functional identity, exact pin roles, real-world timing behavior, CE gating performance under voltage droop, and validated alternatives for memory protection and reset supervision in industrial and automotive microprocessor systems.
Technical Context
The ADM8697AN implements dual-mode reset generation: one triggered by LLIN falling below 1.3 V (with 12 mV hysteresis), and another via watchdog timeout (100 ms or 1.6 s). Its CEIN-to-CEOUT path is active only when LLIN > 1.3 V; otherwise CEOUT is forced high to block writes to battery-backed RAM.
It integrates a precision 1.3 V reference for both LLIN and PFI comparators, supports external capacitor or clock-based timing adjustment via OSC IN/OSC SEL, and provides guaranteed RESET assertion down to VCC = 1 V. Battery backup switching is not implemented - that function belongs exclusively to the ADM8696 variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCC Range | 3.0 V to 5.5 V - supports standard 3.3 V and 5 V microprocessor supply rails without level shifting. |
| LLIN Threshold | 1.25 V to 1.35 V - precise 1.3 V nominal trip point for power-on/brownout reset initiation. |
| Reset Timeout | 35–70 ms - adjustable via OSC SEL/OSC IN; default 50 ms ensures stable processor initialization. |
| CE Propagation Delay | 2–7 ns at VCC = 5 V - enables real-time gating of chip enable signals without timing penalty. |
| WDI Input Threshold | 0.8 V (low), 3.5 V (high) at VCC = 5 V - compatible with TTL/CMOS logic driving WDI from µP I/O pins. |
| PFI Threshold | 1.2–1.4 V - allows early power-fail warning before LLIN triggers reset, enabling graceful shutdown. |
| Supply Current | 115–200 µA - ultra-low quiescent current preserves system power budget during normal operation. |
Pinout & Package
ADM8697AN is housed in a 16-pin plastic DIP (N-16) package with 0.3-inch body width and through-hole mounting. Pin 1 is marked with a notch or dot; pin numbering follows standard counter-clockwise convention from top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (TEST) | Manufacturing test pin | Must be connected to GND; no user functionality; floating or driven high may impair operation. |
| 2 (NC) | No connect | Internally unconnected; must remain open; no pull-up/down or routing required. |
| 3 (VCC) | Main power supply input | Accepts 3.0–5.5 V; powers all internal circuits including CE gating and comparators. |
| 4 (LLIN) | Low-line voltage sense input | Monitors system VCC via resistor divider; triggers RESET and forces CEOUT high on undervoltage. |
| 5 (PFI) | Power-fail comparator input | Non-inverting input for early warning; trips PFO low when voltage falls below 1.3 V. |
| 6 (PFO) | Power-fail output | Active-low open-drain signal; used to interrupt µP before main reset occurs. |
| 7 (WDO) | Watchdog output | Active-low status flag; goes low on WDI timeout and returns high on next WDI transition. |
| 8 (VCC) | Redundant power supply pin | Second VCC connection; must be tied to same rail as Pin 3 to ensure full current capability. |
| 9 (RESET) | Active-low reset output | Drives µP RESET pin; asserted low for ≥50 ms after LLIN recovers; valid down to VCC = 1 V. |
| 10 (GND) | Ground reference | Primary ground return for analog and digital sections; must be low-impedance connection. |
| 11 (LOW LINE) | Low-line status output | Active-low complement of LLIN comparator; immediate response (no delay) to threshold crossing. |
| 12 (OSC IN) | Oscillator timing input | Accepts external clock (0–500 kHz) or capacitor (e.g., 47 pF) to adjust reset/watchdog timing. |
| 13 (OSC SEL) | Oscillator mode select | High/floating → internal oscillator; low → external clock/capacitor; includes 5 µA internal pull-up. |
| 14 (RESET) | Active-high reset output | Inverted version of Pin 9; drives processors requiring active-high reset assertion. |
| 15 (CEIN) | Chip-enable input | Logic input gated by LLIN; when LLIN < 1.3 V, CEOUT is forced high regardless of CEIN state. |
| 16 (CEOUT) | Gated chip-enable output | Drives CE/CS/WRITE of battery-backed RAM; blocks writes during brownout to prevent data corruption. |
Key Features
| Feature | Design Value |
|---|---|
| Fast CE gating | 2 ns propagation delay at VCC = 5 V ensures memory write blocking occurs before invalid VCC affects RAM integrity. |
| Write-protection lockout | CEOUT forced high when LLIN < 1.3 V - prevents accidental or corrupted writes to CMOS RAM during brownout. |
| Dual reset sources | Independent triggering from LLIN undervoltage and WDI timeout - eliminates single-point failure in supervision. |
| Adjustable timing | Reset and watchdog periods configurable via OSC SEL/OSC IN - supports 50 ms, 100 ms, or 1.6 s timeouts. |
| Low-voltage reset guarantee | RESET remains functional down to VCC = 1 V - ensures safe shutdown even during deep brownout conditions. |
Applications
| Industrial Controller Power Monitoring | Automotive Body Control Module |
|---|---|
|
Use Scenario: PLC or motor controller operating in factory environments with fluctuating 24 V DC supplies converted to 5 V/3.3 V. IC Role / Device Role / Timing Role: ADM8697AN monitors regulated 5 V rail via LLIN, asserts RESET on brownout, and gates CE to EEPROM during voltage sag. Use Value: Prevents firmware corruption and ensures deterministic restart after line disturbance - critical for SIL-2 compliant systems. |
Use Scenario: BCM managing door locks, lighting, and sensors in 12 V vehicle electrical architecture. IC Role / Device Role / Timing Role: ADM8697AN uses PFI to detect alternator dropout before VCC collapse, triggering PFO interrupt for data save to nonvolatile RAM. Use Value: Enables 100+ ms warning window before main reset - sufficient to store fault logs and disable actuators safely. |
| Medical Infusion Pump Supervision | Smart Energy Meter Backup Protection |
|
Use Scenario: Battery-backed infusion pump with isolated 3.3 V logic powered from AC/DC adapter. IC Role / Device Role / Timing Role: ADM8697AN monitors 3.3 V rail (LLIN), disables CEOUT to SRAM on undervoltage, and asserts RESET to halt motor control. Use Value: Guarantees RAM write inhibition during power transition - meets IEC 62304 Class C software safety requirements. |
Use Scenario: Revenue-grade meter with supercapacitor backup and metrology SoC requiring tamper-proof memory. IC Role / Device Role / Timing Role: ADM8697AN gates CE to FRAM using CEIN from SoC, forcing CEOUT high during mains loss to freeze billing registers. Use Value: Eliminates need for external logic or FPGA-based write protection - reduces BOM count and layout area. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microprocessor supervisory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX697CPE+ | Fixed 1.25 V reset threshold; no CE gating; 200 ms watchdog only; no PFI/PFO. | Lacks RAM write protection and early power-fail warning - suitable only for basic reset-only use cases. | Select when CE gating and PFI functionality are unnecessary and cost is primary constraint. |
| TPS3823-50DBVR | Single 5.0 V reset threshold; no watchdog; no CE gating; no PFI; 350 ms min reset pulse. | Provides only power-on reset - cannot replace ADM8697AN's multi-function supervision in complex systems. | Choose only for simple 5 V systems where LLIN adjustability, watchdog, and memory protection are omitted. |
Compared with MAX697CPE+ and TPS3823-50DBVR, the ADM8697AN uniquely combines adjustable 1.3 V LLIN monitoring, sub-7 ns CE gating, and dual-output power-fail signaling - making it irreplaceable where RAM write integrity and early brownout response are mandatory.
Availability
ADM8697AN is available at Aetrix Electronics and suitable for industrial controllers, automotive body electronics, medical devices, and smart metering applications requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for ADM8697AN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADM8697AN belongs to Analog Devices' microprocessor supervisory IC product line, designed specifically to protect memory integrity and ensure deterministic reset behavior in mission-critical embedded systems operating across extended temperature ranges.
FAQ
What is the primary function of the ADM8697AN in a microprocessor system?
The ADM8697AN serves as a multi-function supervisory IC that provides voltage monitoring, reset generation, watchdog timer supervision, and chip-enable (CE) gating for memory protection. Its core purpose is to ensure system reliability by preventing writes to battery-backed RAM during brownout conditions - a function implemented via CEIN-to-CEOUT gating controlled by the LLIN comparator. The ADM8697AN does not include battery switchover (that is exclusive to ADM8696), focusing instead on supervision and write protection.
Can the ADM8697AN be used as a direct replacement for the ADM8696AN?
No, the ADM8697AN is not a direct replacement for the ADM8696AN because they serve fundamentally different functions. The ADM8696AN provides automatic battery backup switching (VOUT sourced from VBATT during power loss), while the ADM8697AN replaces that with fast CE gating and RAM write protection. Their pinouts differ significantly - ADM8696 has VBATT, VOUT, and BATT ON pins; ADM8697 has CEIN and CEOUT instead. Substituting one for the other requires PCB redesign and firmware adaptation.
What is the guaranteed minimum VCC voltage at which ADM8697AN continues to assert RESET correctly?
The ADM8697AN guarantees correct RESET assertion down to VCC = 1 V, as confirmed in the Absolute Maximum Ratings and Electrical Characteristics tables. At VCC = 1 V, RESET output voltage remains within specification (4–20 mV at 10 µA sink), ensuring reliable microprocessor hold-down even during deep brownout. This capability is enabled by its advanced epitaxial CMOS process and internal low-voltage biasing - a key differentiator versus many competing supervisors rated only to 2.5 V or 3.0 V.
How does the CE gating feature of ADM8697AN prevent memory corruption during power failure?
The ADM8697AN prevents memory corruption by forcing CEOUT high whenever LLIN falls below 1.3 V - independent of CEIN state. This action disables chip-select or write-enable signals to battery-backed RAM or EEPROM, halting all write operations before VCC drops to unsafe levels. Because CEOUT tracks CEIN with only 2 ns delay during normal operation but overrides it instantly on undervoltage, the ADM8697AN ensures zero-window for corrupted writes - a critical requirement in medical, automotive, and industrial firmware storage.
Does ADM8697AN support adjustable watchdog timeout periods, and how is it configured?
Yes, the ADM8697AN supports adjustable watchdog timeout periods via the OSC SEL and OSC IN pins. With OSC SEL high or floating, the internal oscillator sets timeout to either 100 ms or 1.6 s depending on OSC IN logic level. With OSC SEL low, an external capacitor (e.g., 47 pF) on OSC IN yields ~1.6 s timeout, while an external clock (0–500 kHz) allows precise cycle-based timing (e.g., 4096 cycles). All configurations are fully documented in Table I of the ADM8696/ADM8697 datasheet - no firmware or external components beyond passive elements are required.
ADM8697AN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Battery Backup Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 1.3V
- Output:
- Push-Pull, Push-Pull
- Reset:
- Active High/Active Low
- Reset Timeout:
- 35ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
ADM8697AN FAQ
1.How can I place an order for ADM8697AN through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM8697AN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM8697AN reliable?
The price and inventory of ADM8697AN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM8697AN is usually 5 days.
3.What payment methods are accepted for ADM8697AN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM8697AN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM8697AN?
ADM8697AN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM8697AN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM8697AN?
For technical support, including ADM8697AN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM8697AN requirements.
6.How does Aetrix verify that ADM8697AN is sourced from the original manufacturer or authorized distributors?
All ADM8697AN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM8697AN meets industry standards.
7.What is the process for return or replacement of ADM8697AN?
All ADM8697AN units undergo pre-shipment inspection (PSI). If there is an issue with ADM8697AN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM8697AN part is unused and in its original packaging.
Return procedure for ADM8697AN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM8697AN Tags
-
MIC826SYMT-TR
Microchip Technology
-
APX803S-31SA-7
Diodes Incorporated
-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments
-
V6340RSP3B+
EM Microelectronic
-
EM6325CXSP5B-2.9+
EM Microelectronic
-
MCP120T-300I/TT
Microchip Technology
-
MCP130T-315I/TT
Microchip Technology
-
MCP120T-475I/TT
Microchip Technology
-
MCP111T-300E/TT
Microchip Technology
-
MCP120T-315I/TT
Microchip Technology
-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
