Analog Devices Inc. ADM9690ARN
- Part No.:
- ADM9690ARN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADM9690ARN.pdf
- Description:
- IC SUPERVISOR PS/WATCHDOG 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,262
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADM9690ARN from Analog Devices is a precision power supply and watchdog timer monitoring circuit designed for 5 V microprocessor systems. It features a 4.31 V voltage monitor with 30 mV hysteresis, dual independent reset outputs (RESET(1) = 50 ms, RESET(2) = 60 ms), and selectable watchdog timeout periods (0.75 ms to 25 ms via SEL1/SEL2). It operates down to 2 V VCC and is used in embedded controllers requiring reliable power-up sequencing and stall detection.
For engineers reviewing the ADM9690ARN datasheet, ADM9690ARN pinout, ADM9690ARN application, or ADM9690ARN equivalent, key selection considerations include its dual-reset timing asymmetry, industrial-temperature SOIC-8 packaging, watchdog disable capability via floating WDI, and guaranteed 4.3 V–4.5 V reset threshold range across –40°C to +85°C.
Technical Context
The ADM9690ARN integrates two independent monitoring functions: a precision voltage comparator on VMON with fixed 4.31 V threshold and 30 mV hysteresis, and a transition-triggered watchdog timer with four discrete timeout options (0.75/1.5/12.5/25 ms) selected by SEL1 and SEL2 logic inputs. Both functions drive two synchronized but time-differentiated active-low reset outputs.
RESET(1) asserts for exactly 50 ms after VMON recovers or WDI timeout; RESET(2) extends that assertion by 10 ms, enabling staged system initialization. The watchdog restarts only after RESET(1) goes high-ensuring reset completion before re-enabling monitoring-and accepts either edge on WDI, supporting both software-toggled and hardware-generated strobes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Reset Threshold | 4.31 V ±0.11 V - precise brown-out detection at nominal 5 V rail, with 30 mV hysteresis preventing chatter near threshold |
| RESET(1) Timeout | 50 ms - provides minimum power-on reset pulse width compatible with most 8/16-bit µPs and boot ROMs |
| RESET(2) Timeout | 60 ms - holds auxiliary logic (e.g., peripherals, memory buffers) in reset 10 ms longer than µP core to ensure controlled handoff |
| Watchdog Timeout Options | 0.75 / 1.5 / 12.5 / 25 ms - four discrete, factory-trimmed intervals selected by 2-bit SEL input, no external components required |
| VCC Operating Range | 4.3 V to 5.5 V - supports 5 V ±10% supply tolerance while maintaining full functionality down to 2 V for low-VCC latching |
| Supply Current | 55–100 µA - ultra-low quiescent current enables use in battery-backed or always-on monitoring applications |
| WDI Input Pulsewidth | 100 ns minimum - accommodates fast µP GPIO toggling without missing watchdog refreshes |
Pinout & Package
The ADM9690ARN is housed in an 8-lead narrow-body SOIC (SO-8) package, 3.9 mm × 4.9 mm, with standard JEDEC MS-012AC footprint and 1.27 mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC | Power supply input | Accepts 4.3–5.5 V; internal circuitry remains functional down to 2 V for fail-safe latching |
| VMON | Voltage monitor input | Monitors 5 V rail directly; threshold accuracy and hysteresis ensure robust brown-out response |
| GND | Ground reference | Common return for all analog and digital signals; must be low-impedance for noise immunity |
| RESET(1) | Primary reset output | Active-low, open-drain; sinks 3.2 mA @ 0.4 V; drives µP reset pin with 50 ms guaranteed hold time |
| RESET(2) | Secondary reset output | Active-low, open-drain; identical timing start as RESET(1), but extends 10 ms longer for sequenced deassertion |
| WDI | Watchdog input | Edge-sensitive; any rising or falling transition restarts timer; floating or mid-supply disables watchdog |
| SEL1, SEL2 | Timeout select inputs | Digital control lines (0/1) selecting one of four factory-calibrated watchdog intervals; <1 µA leakage |
Key Features
| Feature | Design Value |
|---|---|
| Dual asymmetric reset outputs | RESET(1) = 50 ms, RESET(2) = 60 ms - enables safe µP boot followed by controlled peripheral enable without external timing components |
| Four selectable watchdog timeouts | 0.75 / 1.5 / 12.5 / 25 ms - matches diverse µP instruction cycle times and firmware loop durations without trimming resistors or capacitors |
| Low-voltage operation | Functional down to 2 V VCC - guarantees reset assertion during deep brown-out, preventing undefined µP state |
| Edge-triggered watchdog | Responds to rising or falling edges on WDI - eliminates need for level-stable signals and supports bidirectional GPIO use |
| Watchdog disable via WDI state | Floating or mid-supply WDI disables watchdog - allows safe test mode entry or debug halt without hardware modification |
Applications
| Industrial PLC Controller | Embedded Print Engine |
|---|---|
Use Scenario: A programmable logic controller monitors I/O modules and executes cyclic scan routines; unexpected lockup must trigger full system reset. IC Role / Device Role / Timing Role: ADM9690ARN acts as watchdog supervisor and power-fail detector, asserting RESET(1) to reboot CPU and RESET(2) to hold I/O expander in reset until firmware reinitializes communication. Use Value: 12.5 ms watchdog interval aligns with typical scan cycle duration; 60 ms RESET(2) ensures I/O registers are cleared before bus arbitration resumes. |
Use Scenario: Laser printer mainboard controls motor drivers, toner sensors, and page rasterization engine; power interruptions during warm-up require deterministic recovery. IC Role / Device Role / Timing Role: ADM9690ARN monitors 5 V logic rail and receives periodic WDI pulses from print controller ASIC; dual reset outputs coordinate CPU reboot and high-voltage subsystem isolation. Use Value: 4.31 V threshold detects marginal AC-DC converter sag; 25 ms watchdog option accommodates burst-mode sensor polling; RESET(2)'s 10 ms extension prevents premature HV enable. |
| Medical Diagnostic Instrument | Networked HVAC Controller |
Use Scenario: Portable ultrasound device performs real-time signal processing; firmware crash during image acquisition must not corrupt stored patient data. IC Role / Device Role / Timing Role: ADM9690ARN supervises ARM Cortex-M4 core and FPGA co-processor; RESET(1) resets CPU, while RESET(2) holds nonvolatile memory interface in reset during full reload. Use Value: 0.75 ms watchdog interval catches tight DSP loops; 50 ms RESET(1) meets ARM reset specification; low 55 µA supply current extends battery life. |
Use Scenario: Building automation controller manages temperature setpoints, relay banks, and Modbus RTU communication over RS-485. IC Role / Device Role / Timing Role: ADM9690ARN monitors 5 V supply derived from PoE injector and receives WDI pulses from MCU's idle-loop heartbeat; RESET(2) holds RS-485 transceiver in reset until UART buffers flush. Use Value: 1.5 ms watchdog matches Modbus transaction timeout; industrial –40°C to +85°C rating ensures outdoor enclosure reliability; SOIC-8 simplifies conformal coating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power supply and watchdog monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX692AESA+ | Single 4.65 V reset threshold; no selectable watchdog timeout; only one reset output (active-low) | Lacks dual-reset sequencing and configurable watchdog; suitable only for basic power-on reset without stall detection | Choose when watchdog function is unnecessary and board space is constrained; requires external RC network for timeout if added later |
| TPS3823DBVR | 4.63 V fixed threshold; 200 ms reset timeout; no watchdog; push-pull RESET output | Designed for slower power-up sequences; no processor activity monitoring; higher reset pulse width limits µP compatibility | Select for cost-sensitive industrial sensors where extended reset hold time is acceptable and watchdog is omitted by system architecture |
Compared with MAX692AESA+ and TPS3823DBVR, the ADM9690ARN uniquely delivers dual-timed reset outputs and four factory-calibrated watchdog intervals in a single SOIC-8 package-enabling compact, deterministic recovery in µP-based systems where both power integrity and software liveliness must be verified.
Availability
ADM9690ARN is available at Aetrix Electronics and suitable for industrial PLC controllers, embedded print engines, medical diagnostic instruments, and networked HVAC controllers requiring stable component supply, long-term lifecycle support, and guaranteed industrial-temperature performance.
Supply support for ADM9690ARN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision measurement and control.
The ADM9690ARN belongs to Analog Devices' power supervision IC product line, engineered specifically for reliable microprocessor system startup, brown-out protection, and runtime watchdog monitoring in harsh industrial environments.
FAQ
What is the exact reset voltage threshold of the ADM9690ARN, and how does it vary with temperature?
The ADM9690ARN has a nominal reset voltage threshold of 4.31 V, with a guaranteed range of 4.2 V to 4.42 V over the full industrial temperature range (–40°C to +85°C). Typical performance curves show minimal drift: threshold varies only ±0.006 V from –40°C to +85°C, confirming high stability essential for consistent brown-out detection across operating conditions. This precision is achieved through laser-trimmed internal references, not external resistor dividers.
How does the ADM9690ARN handle watchdog timer restart after a reset event?
The ADM9690ARN restarts its watchdog timer only when RESET(1) transitions from low to high-regardless of whether the preceding reset was triggered by VMON undervoltage or WDI timeout. This ensures the watchdog remains disabled during the entire reset period and begins fresh timing only after the microprocessor has fully recovered and asserted its first WDI edge post-reset. This behavior prevents spurious timeouts during boot sequences.
Can the ADM9690ARN watchdog be disabled, and if so, how?
Yes, the ADM9690ARN watchdog can be disabled by leaving the WDI pin floating or driving it to approximately midsupply (e.g., 2.5 V on a 5 V system). The datasheet explicitly states this condition disables watchdog monitoring while preserving voltage monitoring functionality. This allows safe debug modes, factory test sequences, or legacy firmware integration where watchdog service is not implemented.
What are the absolute maximum ratings for VMON input voltage on the ADM9690ARN?
The ADM9690ARN specifies an absolute maximum VMON input voltage of VCC + 0.3 V, with VCC itself rated up to +6 V. Therefore, VMON must not exceed 6.3 V under any condition-even transiently-to avoid permanent damage. This rating reflects internal ESD protection design and differs from the functional operating range (4.3 V to 5.5 V on VCC); exceeding VMON limits risks latch-up or junction breakdown regardless of VCC level.
Does the ADM9690ARN support operation below 4.3 V VCC, and what functions remain active?
Yes, the ADM9690ARN remains functional down to 2 V VCC, though only the voltage monitor and reset generation operate in this sub-nominal range-the watchdog timer is disabled below 4.3 V. The datasheet confirms the voltage comparator continues detecting VMON drops and asserting RESET(1)/RESET(2) with full timing accuracy, enabling fail-safe shutdown even during severe brown-out events where the microprocessor may already be nonfunctional.
ADM9690ARN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Type:
- Watchdog Circuit
- Number of Voltages Monitored:
- 1
- Voltage - Threshold:
- 4.31V
- Output:
- Push-Pull, Totem Pole
- Reset:
- Active Low
- Reset Timeout:
- 10ms, 50ms Typical
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
ADM9690ARN FAQ
1.How can I place an order for ADM9690ARN through Aetrix?
Please submit a Request for Quotation (RFQ) for ADM9690ARN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADM9690ARN reliable?
The price and inventory of ADM9690ARN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADM9690ARN is usually 5 days.
3.What payment methods are accepted for ADM9690ARN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADM9690ARN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADM9690ARN?
ADM9690ARN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADM9690ARN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADM9690ARN?
For technical support, including ADM9690ARN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADM9690ARN requirements.
6.How does Aetrix verify that ADM9690ARN is sourced from the original manufacturer or authorized distributors?
All ADM9690ARN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADM9690ARN meets industry standards.
7.What is the process for return or replacement of ADM9690ARN?
All ADM9690ARN units undergo pre-shipment inspection (PSI). If there is an issue with ADM9690ARN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADM9690ARN part is unused and in its original packaging.
Return procedure for ADM9690ARN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADM9690ARN Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

