Analog Devices Inc. ADN4651BRSZ
- Part No.:
- ADN4651BRSZ
- Manufacturer:
- Analog Devices Inc.
- Category:
- Digital Isolators
- Package:
- 20-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
ADN4651BRSZ.pdf
- Description:
- DGT ISO 3750VRMS 2CH LVDS 20SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:159
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADN4651BRSZ from Analog Devices is a dual-channel, 3.75 kVRMS galvanically isolated LVDS buffer supporting up to 600 Mbps data rates with 4.5 ns max propagation delay, 151 ps peak-to-peak total jitter at 600 Mbps, and fail-safe output high for open/short/terminated inputs. It operates from 2.5 V or 3.3 V supplies and is used in isolated high-speed serial links such as SPI over LVDS and data plane isolation in industrial AFEs.
For engineers reviewing the ADN4651BRSZ datasheet, ADN4651BRSZ pinout, ADN4651BRSZ application, or ADN4651BRSZ equivalent, key selection criteria include its 20-lead SSOP package with 3.75 kVRMS isolation, dual-channel LVDS channel directionality (input-side DIN1±/DIN2±, output-side DOUT1±/DOUT2±), fail-safe timing (1.2 µs delay), and compliance with TIA/EIA-644-A and IEC/CSA 62368-1.
Technical Context
The ADN4651BRSZ integrates iCoupler® technology to provide galvanic isolation between two independent LVDS channels, each with dedicated input and output sides. Its internal LDO accepts 3.3 V input (VIN1/VIN2) and regulates to 2.5 V (VDD1/VDD2) for low-jitter operation, while maintaining full TIA/EIA-644-A differential signaling compliance on both sides of the barrier.
Unlike the ADN4650 and ADN4652 variants, the ADN4651BRSZ features cross-coupled channel mapping: DIN1± and DIN2± reside on Side 1 (GND1/VDD1), while DOUT1± and DOUT2± reside on Side 2 (GND2/VDD2), enabling bidirectional signal flow across the isolation barrier. Fail-safe logic ensures DOUTx± drives high when |VID| < 100 mV on corresponding DINx± inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Isolation Rating | 3.75 kVRMS for 1 minute (20-lead SSOP package) |
| Max Data Rate | 600 Mbps - supports PRBS23 at full rate with EN55022 Class B radiated emissions compliance |
| Propagation Delay | 4.5 ns max - enables tight timing budgets in high-speed digital interfaces |
| Total Jitter (BER 1e−12) | 151 ps peak-to-peak at 600 Mbps - meets jitter budget requirements for LVDS clock/data recovery |
| Fail-Safe Delay | 1.2 µs - ensures deterministic high-level output during input idle, open, or short conditions |
| Supply Options | 2.5 V core (VDD1/VDD2) or 3.3 V input with integrated LDO (VIN1/VIN2) - simplifies power architecture |
| Common-Mode Immunity | >25 kV/µs - maintains signal integrity in noisy industrial environments with fast transients |
Pinout & Package
ADN4651BRSZ is housed in a 20-lead SSOP package (body width 5.3 mm) with creepage and clearance of 5.3 mm, rated for 3.75 kVRMS isolation. Pin numbering follows standard SSOP convention with GND1 and GND2 on opposite sides of the isolation barrier.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 20 | VIN1 / VIN2 | Optional 3.3 V LDO inputs for Side 1 and Side 2; bypass to respective GND with 1 µF capacitor |
| 2, 4, 10 / 11, 17, 19 | GND1 / GND2 | Isolated ground references for input and output sides - no shared reference across barrier |
| 3, 9 / 12, 18 | VDD1 / VDD2 | 2.5 V supply pins for LVDS circuitry; must be bypassed with 0.1 µF capacitors to respective GND |
| 5, 6 / 13, 14 | DIN1± / DIN2± | Differential LVDS inputs on Side 1 - accept TIA/EIA-644-A compliant signals (±100 mV threshold) |
| 7, 8 / 15, 16 | DOUT2± / DOUT1± | Differential LVDS outputs on Side 2 - drive 100 Ω loads with 250–450 mV differential swing |
Key Features
| Feature | Design Value |
|---|---|
| Fail-Safe Output Logic | Guarantees DOUTx± = high when DINx± is floating, shorted, or terminated but undriven - eliminates undefined states in fault conditions |
| Integrated LDO | Accepts 3.0–3.6 V on VIN1/VIN2 and delivers regulated 2.375–2.625 V to VDD1/VDD2 - eliminates need for external 2.5 V regulator |
| High CM Immunity | Withstands >25 kV/µs common-mode transients - ensures robust operation in motor drives and power electronics |
| ESD Protection | ±8 kV HBM on all pins and ±7 kV IEC 61000-4-2 across isolation barrier - enhances field reliability in handling and system integration |
| Regulatory Approvals | UL 1577, IEC/CSA 62368-1, IEC/CSA 60601-1, DIN EN IEC 60747-17 (VDE 0884-17) - certified for medical, industrial, and safety-critical applications |
Applications
| Analog Front-End Isolation | Data Plane Isolation |
|---|---|
Use Scenario: Isolating ADC/DAC interface lines between high-voltage sensor front-end and low-voltage digital processing unit in industrial PLCs. IC Role / Device Role / Timing Role: ADN4651BRSZ provides galvanic separation of LVDS clock and data lanes while preserving signal integrity at 600 Mbps. Use Value: Enables safe, noise-immune transmission of high-resolution sensor data across isolation barrier without timing degradation. | Use Scenario: Separating high-speed FPGA-to-FPGA communication paths in redundant control systems where ground loops must be broken. IC Role / Device Role / Timing Role: ADN4651BRSZ acts as a dual-channel LVDS isolator, transmitting parallel control/status streams across isolated domains. Use Value: Maintains sub-nanosecond skew (<500 ps channel-to-channel) and low jitter for synchronous multi-lane data transfer. |
| Isolated SPI over LVDS | Isolated High-Speed Clock Links |
Use Scenario: Extending SPI bus between microcontroller and isolated ADC in medical imaging equipment requiring reinforced insulation. IC Role / Device Role / Timing Role: ADN4651BRSZ converts and isolates SPI clock (SCLK) and data (SDO/SDI) using LVDS signaling on both sides of barrier. Use Value: Achieves >50 MHz SPI clock rates with fail-safe behavior ensuring controlled state during bus contention or cable disconnect. | Use Scenario: Distributing low-jitter clock signals from an isolated master oscillator to multiple isolated ADCs or DACs in test equipment. IC Role / Device Role / Timing Role: ADN4651BRSZ isolates and buffers LVDS clock signals with 4.5 ns max propagation delay and 350 ps rise/fall time. Use Value: Preserves clock edge fidelity and minimizes additive phase jitter (376 fs rms at 300 MHz) for precise sampling alignment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LVDS isolator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADN4651WRSZ | Same pinout and function, but qualified per AEC-Q100 Grade 1 (−40°C to +125°C) with enhanced automotive reliability testing | Required for automotive ADAS sensor interfaces where qualification to AEC-Q100 is mandatory | Select ADN4651WRSZ when automotive qualification and extended lifetime validation are required |
| ISO6721DWR | 2-channel digital isolator (not LVDS-specific); 50 Mbps max rate; 25 kV/µs CMTI; SOIC-16 package | Suitable only for lower-speed control signaling, not high-fidelity LVDS data/clock transmission | Choose ISO6721DWR only for cost-sensitive, non-LVDS, sub-100 Mbps isolation needs |
Compared with ADN4651WRSZ, the ADN4651BRSZ offers identical performance but lacks automotive qualification; compared with ISO6721DWR, it delivers 12× higher data rate, LVDS compliance, and fail-safe logic - making it essential for precision high-speed isolation.
Availability
ADN4651BRSZ is available at Aetrix Electronics and suitable for analog front-end isolation, data plane isolation, and isolated SPI over LVDS applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADN4651BRSZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.
The ADN465x family is part of Analog Devices' iCoupler® isolated interface portfolio, designed specifically for high-speed, low-jitter galvanic isolation of LVDS signals in industrial, medical, and test equipment.
FAQ
What is the isolation rating and package type of the ADN4651BRSZ?
The ADN4651BRSZ has a 3.75 kVRMS isolation rating for 1 minute and is packaged in a 20-lead SSOP (Small Outline Integrated Circuit) with 5.3 mm creepage and clearance. This package meets reinforced insulation requirements per IEC/CSA 62368-1 and DIN EN IEC 60747-17 (VDE 0884-17), making it suitable for medical and industrial safety-critical applications. The ADN4651BRSZ uses this SSOP variant specifically to achieve the 3.75 kVRMS rating.
Does the ADN4651BRSZ support both 2.5 V and 3.3 V operation?
Yes, the ADN4651BRSZ supports dual-supply operation: it can be powered directly with 2.5 V on VDD1/VDD2, or with 3.3 V applied to VIN1/VIN2, which is internally regulated to 2.5 V by an integrated LDO. The LDO accepts 3.0 V to 3.6 V input and delivers 2.375 V to 2.625 V output. This flexibility allows seamless integration into systems with either 2.5 V or 3.3 V infrastructure without external regulation. The ADN4651BRSZ's LDO is enabled by default when VINx is used.
What is the fail-safe behavior of the ADN4651BRSZ and how is it triggered?
When the differential input voltage |VID| falls below 100 mV - indicating an open, shorted, or terminated-but-undriven condition - the ADN4651BRSZ asserts a logic high on the corresponding DOUTx± pair after a 1.2 µs delay. This fail-safe mechanism ensures predictable output states during faults or initialization, eliminating metastability risks in downstream receivers. The ADN4651BRSZ implements this behavior on both channels independently, and it is inherent to the device's receiver design - no external components or configuration are needed.
How does the ADN4651BRSZ differ from the ADN4650BRSZ and ADN4652BRSZ in pin configuration?
The ADN4651BRSZ places both LVDS inputs (DIN1±, DIN2±) on Side 1 (GND1/VDD1) and both outputs (DOUT1±, DOUT2±) on Side 2 (GND2/VDD2), enabling unidirectional signal flow across the barrier. In contrast, the ADN4650BRSZ locates all inputs and outputs on the same side, while the ADN4652BRSZ swaps input/output assignment per channel. This directional mapping makes the ADN4651BRSZ ideal for point-to-point isolated serial links like SPI extensions, whereas the others suit different topologies such as loopback or bidirectional channel pairing.
What regulatory certifications apply to the ADN4651BRSZ?
The ADN4651BRSZ holds UL 1577 (3750 VRMS), IEC/CSA 62368-1, IEC/CSA 60601-1 (1 MOPP), IEC/CSA 61010-1, CQC GB4943.1, and DIN EN IEC 60747-17 (VDE 0884-17) certifications. These approvals confirm compliance with reinforced insulation requirements for medical, industrial, and measurement equipment. The ADN4651BRSZ is specifically certified in the RS-20 (SSOP) variant, with VIORM = 600 VPEAK and VIOWM = 424 VRMS - critical for system-level safety certification.
ADN4651BRSZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- iCoupler®
- Package/Case:
- 20-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Technology:
- Magnetic Coupling
- Type:
- LVDS
- Isolated Power:
- No
- Number of Channels:
- 2
- Inputs - Side 1/Side 2:
- 1/1
- Channel Type:
- Unidirectional
- Voltage - Isolation:
- 3750Vrms
- Common Mode Transient Immunity (Min):
- 25kV/µs
- Data Rate:
- 600Mbps
- Propagation Delay tpLH / tpHL (Max):
- 4.5ns, 4.5ns
- Pulse Width Distortion (Max):
- -
- Rise / Fall Time (Typ):
- 0.35ns, 0.35ns (Max)
- Voltage - Supply:
- 2.375V ~ 2.625V
- Grade:
- -
- Qualification:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SSOP
ADN4651BRSZ FAQ
1.How can I place an order for ADN4651BRSZ through Aetrix?
Please submit a Request for Quotation (RFQ) for ADN4651BRSZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADN4651BRSZ reliable?
The price and inventory of ADN4651BRSZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADN4651BRSZ is usually 5 days.
3.What payment methods are accepted for ADN4651BRSZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADN4651BRSZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADN4651BRSZ?
ADN4651BRSZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADN4651BRSZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADN4651BRSZ?
For technical support, including ADN4651BRSZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADN4651BRSZ requirements.
6.How does Aetrix verify that ADN4651BRSZ is sourced from the original manufacturer or authorized distributors?
All ADN4651BRSZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADN4651BRSZ meets industry standards.
7.What is the process for return or replacement of ADN4651BRSZ?
All ADN4651BRSZ units undergo pre-shipment inspection (PSI). If there is an issue with ADN4651BRSZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADN4651BRSZ part is unused and in its original packaging.
Return procedure for ADN4651BRSZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADN4651BRSZ Tags
-
ISO1212DBQR
Texas Instruments

-
ISO6721BDR
Texas Instruments

-
SI8710AC-B-ISR
Skyworks Solutions Inc.

-
ISO7720FDR
Texas Instruments

-
ISO7721DR
Texas Instruments

-
ISO7721FDR
Texas Instruments

-
SI8710CC-B-ISR
Skyworks Solutions Inc.

-
ISO6741FQDWRQ1
Texas Instruments

-
ISO7721DWVR
Texas Instruments
-
ISO7762FDBQR
Texas Instruments

-
ISO7741DWR
Texas Instruments

-
ISO7741FDWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
