Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Isolators > Digital Isolators

Analog Devices Inc. ADN4652BRSZ

Name: ADN4652BRSZ
Brand: Analog Devices Inc.
SKU: ADN4652BRSZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADN4652BRSZ

Manufacturer:: Analog Devices Inc.

Category:: Digital Isolators

Package:: 20-SSOP (0.209", 5.30mm Width)

Datasheet:: ADN4652BRSZ.pdf

Description:: DGT ISO 3750VRMS 2CH LVDS 20SSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,108

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADN4652BRSZ from Analog Devices is a dual-channel, 3.75 kV_RMS galvanically isolated LVDS buffer supporting up to 600 Mbps data rates with 4.5 ns max propagation delay, 151 ps peak-to-peak total jitter, and fail-safe output high for open/short/terminated inputs. It operates across −40°C to +125°C and integrates iCoupler® technology for drop-in isolation in high-speed serial links.

For engineers reviewing the ADN4652BRSZ datasheet, ADN4652BRSZ pinout, ADN4652BRSZ application, or ADN4652BRSZ equivalent, this device delivers certified reinforced insulation (VIORM = 600 V_PEAK), ±8 kV ESD protection, and low-jitter timing integrity in industrial AFEs, isolated SPI-over-LVDS, and data plane isolation where signal integrity and safety compliance are critical.

Technical Context

The ADN4652BRSZ implements two independent LVDS channels with input-side receivers and output-side drivers separated by an iCoupler® isolation barrier. Each channel features fail-safe logic that forces DOUTx± high when DINx± is un-driven, shorted, or terminated - confirmed by t_FSH/t_FSL ≤ 1.2 µs delay.

It supports dual-supply operation: 3.3 V applied to VIN1/VIN2 powers integrated LDOs delivering regulated 2.5 V to VDD1/VDD2, or direct 2.5 V supply bypassing the LDO. Timing performance is specified at 2.375–2.625 V on both sides, with common-mode transient immunity exceeding 25 kV/µs.

Key Specifications

Parameter	Value and Actual Design Meaning
Isolation Rating	3.75 kV_RMS for 1 minute (20-lead SSOP package); enables reinforced insulation per IEC/CSA 62368-1, IEC/CSA 60601-1, and DIN EN IEC 60747-17.
Max Data Rate	600 Mbps - supports PRBS23 patterns at full rate with <151 ps total jitter, enabling high-fidelity clock/data transmission in FPGA-to-ADC links.
Propagation Delay	4.5 ns maximum - ensures deterministic latency for time-critical control loops and synchronized sampling systems.
Fail-Safe Output	Output high during open, shorted, or terminated input conditions - eliminates undefined states in disconnected or faulted LVDS buses.
Supply Flexibility	Accepts 3.0–3.6 V on VIN1/VIN2 (LDO mode) or 2.375–2.625 V directly on VDD1/VDD2 - simplifies power architecture in mixed-voltage systems.
ESD Protection	±8 kV HBM on all pins; ±8 kV IEC 61000-4-2 across isolation barrier - robust against handling and system-level transients.
Operating Temp	−40°C to +125°C - qualified for under-hood automotive, industrial motor drives, and base station RF front-ends.

Pinout & Package

ADN4652BRSZ is housed in a 20-lead SSOP package (body width 7.5 mm, creepage/clearance 5.3 mm), rated for 3.75 kV_RMS isolation. Pin functions are asymmetric versus ADN4650/ADN4651 to support bidirectional channel routing: Side 1 outputs drive DOUT1±/DOUT2±, while Side 2 inputs accept DIN1±/DIN2±.

Pin/Terminal	Circuit Role	Design Meaning
1, 20	VIN1 / VIN2	LDO input pins for 3.3 V supply on each side; bypass to respective GNDx with 1 µF capacitor for stable 2.5 V regulation.
2, 4, 10 / 11, 17, 19	GND1 / GND2	Isolated ground references - must be kept separate; no shared return path across barrier.
3, 9 / 12, 18	VDD1 / VDD2	2.5 V supply pins for LVDS circuitry; bypass to respective GNDx with 0.1 µF capacitors for noise suppression.
5, 6 / 15, 16	DOUT1+ / DOUT1− / DIN1− / DIN1+	Side 1 output pair (DOUT1±) and Side 2 input pair (DIN1±) - configured for forward data flow from Side 1 to Side 2 on Channel 1.
7, 8 / 13, 14	DIN2+ / DIN2− / DOUT2− / DOUT2+	Side 1 input pair (DIN2±) and Side 2 output pair (DOUT2±) - configured for reverse data flow from Side 2 to Side 1 on Channel 2.

Key Features

Feature	Design Value
Fail-Safe Receiver Logic	Guarantees DOUTx± = high when \|VID\| < 100 mV (open, shorted, or terminated), eliminating metastability in idle or faulted states.
iCoupler® Isolation	Monolithic transformer-based barrier with 10¹³ Ω resistance and 2.2 pF capacitance - enables high CMR (>25 kV/µs) without optocoupler aging or LED drift.
LVDS Compliance	Fully compliant with TIA/EIA-644-A: \|VOD\| = 250–450 mV, VOS = 1.125–1.375 V, and differential input threshold ±100 mV - ensures interoperability with standard LVDS PHYs.
Low-Jitter Timing	151 ps peak-to-peak total jitter at 600 Mbps (BER 1×10⁻¹²) - preserves eye opening for high-speed serial interfaces like isolated JESD204B links.
Regulatory Approvals	UL 1577, DIN EN IEC 60747-17 (VDE 0884-17), IEC/CSA 62368-1, IEC/CSA 60601-1, CQC GB4943.1 - certified for medical, industrial, and safety-critical end equipment.

Applications

Analog Front-End Isolation	Data Plane Isolation
Use Scenario: Isolating ADC/DAC digital interfaces in high-voltage motor control or power quality monitoring systems where analog ground domains differ by >1 kV. IC Role / Device Role / Timing Role: ADN4652BRSZ acts as a dual-channel LVDS isolator bridging controller-side FPGA and isolated ADC, preserving 600 Mbps JESD204B lane timing. Use Value: Enables safe, high-fidelity digitization of ±1000 V signals without ground loops or noise coupling into sensitive analog sections.	Use Scenario: Separating high-speed data paths between compute modules and sensor arrays in modular test equipment or automated inspection systems. IC Role / Device Role / Timing Role: ADN4652BRSZ provides bidirectional LVDS isolation between host processor and distributed sensor node, with Channel 1 transmitting commands and Channel 2 returning sampled data. Use Value: Prevents fault propagation across subsystems while maintaining sub-nanosecond skew (<500 ps channel-to-channel) for synchronized multi-sensor acquisition.
Isolated SPI-over-LVDS	Isolated High-Speed Clock Distribution
Use Scenario: Extending SPI communication beyond PCB boundaries in programmable logic controllers where master and slave reside in different safety domains. IC Role / Device Role / Timing Role: ADN4652BRSZ converts standard SPI signals to isolated LVDS pairs, using one channel for MOSI/MISO and the other for SCLK/SS. Use Value: Achieves >20 MHz SPI throughput with fail-safe idle state - prevents spurious writes during power-up or cable disconnect.	Use Scenario: Distributing low-jitter clock signals from a central oscillator to multiple isolated ADCs or DACs in medical imaging or radar subsystems. IC Role / Device Role / Timing Role: ADN4652BRSZ isolates a 300 MHz LVDS clock across the barrier with 4.5 ns max propagation delay and <100 ps pulse skew. Use Value: Maintains phase coherence across isolated data converters, reducing aperture uncertainty and improving SNR in time-interleaved architectures.

Analog Front-End Isolation

Data Plane Isolation

Use Scenario: Isolating ADC/DAC digital interfaces in high-voltage motor control or power quality monitoring systems where analog ground domains differ by >1 kV.

IC Role / Device Role / Timing Role: ADN4652BRSZ acts as a dual-channel LVDS isolator bridging controller-side FPGA and isolated ADC, preserving 600 Mbps JESD204B lane timing.

Use Value: Enables safe, high-fidelity digitization of ±1000 V signals without ground loops or noise coupling into sensitive analog sections.

Use Scenario: Separating high-speed data paths between compute modules and sensor arrays in modular test equipment or automated inspection systems.

IC Role / Device Role / Timing Role: ADN4652BRSZ provides bidirectional LVDS isolation between host processor and distributed sensor node, with Channel 1 transmitting commands and Channel 2 returning sampled data.

Use Value: Prevents fault propagation across subsystems while maintaining sub-nanosecond skew (<500 ps channel-to-channel) for synchronized multi-sensor acquisition.

Isolated SPI-over-LVDS

Isolated High-Speed Clock Distribution

Use Scenario: Extending SPI communication beyond PCB boundaries in programmable logic controllers where master and slave reside in different safety domains.

IC Role / Device Role / Timing Role: ADN4652BRSZ converts standard SPI signals to isolated LVDS pairs, using one channel for MOSI/MISO and the other for SCLK/SS.

Use Value: Achieves >20 MHz SPI throughput with fail-safe idle state - prevents spurious writes during power-up or cable disconnect.

Use Scenario: Distributing low-jitter clock signals from a central oscillator to multiple isolated ADCs or DACs in medical imaging or radar subsystems.

IC Role / Device Role / Timing Role: ADN4652BRSZ isolates a 300 MHz LVDS clock across the barrier with 4.5 ns max propagation delay and <100 ps pulse skew.

Use Value: Maintains phase coherence across isolated data converters, reducing aperture uncertainty and improving SNR in time-interleaved architectures.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LVDS isolator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADN4652BRWZ	Same functional spec and pinout, but in 20-lead SOIC package with 5 kV_RMS isolation rating and 7.8 mm creepage/clearance.	Suitable for higher working voltage systems requiring UL 5000 VRMS rating and enhanced pollution degree III clearance.	Select ADN4652BRWZ when regulatory requirements mandate 5 kV_RMS isolation or board layout allows wider SOIC footprint.
SI8622ED-B-IS	2-channel digital isolator with LVDS-compatible outputs; 5 kV_RMS isolation; max data rate 150 Mbps; no integrated LDO or fail-safe receiver.	Limited to lower-speed control links; requires external level-shifting and pull-up resistors to emulate fail-safe behavior.	Choose SI8622ED-B-IS only for cost-sensitive, non-critical applications below 150 Mbps where jitter and fail-safe are not required.

Compared with ADN4652BRWZ, ADN4652BRSZ offers identical functionality in a smaller SSOP package with reduced creepage but sufficient for 3750 VRMS-rated systems; versus SI8622ED-B-IS, ADN4652BRSZ delivers 4× higher speed, integrated LDO, and guaranteed fail-safe operation - making it the only option for 600 Mbps isolated LVDS with medical/safety certification.

Availability

ADN4652BRSZ is available at Aetrix Electronics and suitable for industrial motor drives, medical imaging subsystems, and high-voltage power quality analyzers requiring stable component supply, long-term lifecycle assurance, and certified isolation performance.

Supply support for ADN4652BRSZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Wilmington, MA.

The ADN465x family was designed specifically for high-speed, safety-certified digital isolation in demanding industrial, medical, and instrumentation applications - combining iCoupler® reliability with LVDS signal integrity.

FAQ

What isolation rating does the ADN4652BRSZ provide, and which standards does it meet?

The ADN4652BRSZ provides 3.75 kV_RMS isolation for 1 minute in its 20-lead SSOP package. It meets UL 1577, DIN EN IEC 60747-17 (VDE 0884-17), IEC/CSA 62368-1, IEC/CSA 60601-1, and CQC GB4943.1. Its VIORM is rated at 600 V_PEAK, supporting reinforced insulation in medical and industrial safety applications - all verified per production test protocols in the ADN4652BRSZ datasheet.

Does the ADN4652BRSZ support both 2.5 V and 3.3 V supplies, and how is power managed?

Yes, the ADN4652BRSZ supports dual-supply operation: it accepts 3.0–3.6 V on VIN1/VIN2 to power internal LDOs that regulate 2.5 V for VDD1/VDD2, or 2.375–2.625 V directly applied to VDD1/VDD2. The LDOs eliminate need for external regulators, and bypass capacitors (1 µF on VINx, 0.1 µF on VDDx) are mandatory for stability - confirmed in ADN4652BRSZ recommended operating conditions.

How does the fail-safe feature work on the ADN4652BRSZ, and what is its response time?

The ADN4652BRSZ guarantees a logic high on DOUTx± when |VID| < 100 mV - covering open, shorted, or terminated input conditions. This fail-safe behavior activates within 1.2 µs (t_FSH/t_FSL max), ensuring defined outputs during power-up, cable disconnect, or bus faults. It is intrinsic to the receiver design and requires no external components - explicitly documented in the ADN4652BRSZ truth table and timing specifications.

What is the maximum data rate and jitter performance of the ADN4652BRSZ at full speed?

The ADN4652BRSZ supports up to 600 Mbps with 151 ps peak-to-peak total jitter (BER 1×10⁻¹²) using 2²³−1 PRBS at 600 Mbps. Random jitter is 4.8 ps RMS, and deterministic jitter is 96 ps PP. These values are measured under specified conditions (VDD = 2.5 V, TA = 25°C) and guaranteed across temperature - detailed in ADN4652BRSZ Table 3 and Figure 37.

Can the ADN4652BRSZ be used in bidirectional LVDS communication, and how are the channels configured?

Yes, the ADN4652BRSZ supports bidirectional LVDS communication via asymmetric channel mapping: Channel 1 transmits from Side 1 (DOUT1±) to Side 2 (DIN1±), while Channel 2 transmits from Side 2 (DOUT2±) to Side 1 (DIN2±). This configuration is fixed per ADN4652BRSZ pinout (Table 16) and enables full-duplex isolated links without external signal routing - distinct from ADN4650/ADN4651 variants.

ADN4652BRSZ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: iCoupler®

Package/Case:: 20-SSOP (0.209", 5.30mm Width)

Packaging:: Tube

Product Status:: Active

Technology:: Magnetic Coupling

Type:: LVDS

Isolated Power:: No

Number of Channels:: 2

Inputs - Side 1/Side 2:: 1/1

Channel Type:: Unidirectional

Voltage - Isolation:: 3750Vrms

Common Mode Transient Immunity (Min):: 25kV/µs

Data Rate:: 600Mbps

Propagation Delay tpLH / tpHL (Max):: 4.5ns, 4.5ns

Pulse Width Distortion (Max):: -

Rise / Fall Time (Typ):: 0.35ns, 0.35ns (Max)

Voltage - Supply:: 2.375V ~ 2.625V

Grade:: -

Qualification:: -

Operating Temperature:: -40°C ~ 125°C

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SSOP

ADN4652BRSZ FAQ

1.How can I place an order for ADN4652BRSZ through Aetrix?

Please submit a Request for Quotation (RFQ) for ADN4652BRSZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADN4652BRSZ reliable?

The price and inventory of ADN4652BRSZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADN4652BRSZ is usually 5 days.

3.What payment methods are accepted for ADN4652BRSZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADN4652BRSZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADN4652BRSZ?

ADN4652BRSZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADN4652BRSZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADN4652BRSZ?

For technical support, including ADN4652BRSZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADN4652BRSZ requirements.

6.How does Aetrix verify that ADN4652BRSZ is sourced from the original manufacturer or authorized distributors?

All ADN4652BRSZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADN4652BRSZ meets industry standards.

7.What is the process for return or replacement of ADN4652BRSZ?

All ADN4652BRSZ units undergo pre-shipment inspection (PSI). If there is an issue with ADN4652BRSZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADN4652BRSZ part is unused and in its original packaging.

Return procedure for ADN4652BRSZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…