Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Isolators > Digital Isolators

Analog Devices Inc. ADN4654BRWZ

Name: ADN4654BRWZ
Brand: Analog Devices Inc.
SKU: ADN4654BRWZ
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADN4654BRWZ

Manufacturer:: Analog Devices Inc.

Category:: Digital Isolators

Package:: 20-SOIC (0.295", 7.50mm Width)

Datasheet:: ADN4654BRWZ.pdf

Description:: DGT ISO 5000VRMS 2CH LVDS 20SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:294

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADN4654BRWZ from Analog Devices is a dual-channel, 5 kV_RMS galvanically isolated LVDS buffer supporting up to 1.1 Gbps data rates with 4 ns typical propagation delay, 2.6 ps_RMS random jitter, and fail-safe disabled output logic. It integrates iCoupler® isolation with on-chip LDOs for 2.5 V operation from 3.3 V supplies and targets high-speed serial links in industrial imaging and data plane isolation.

For engineers reviewing the ADN4654BRWZ datasheet, ADN4654BRWZ pinout, ADN4654BRWZ application, or ADN4654BRWZ equivalent, key selection criteria include guaranteed 5 kV_RMS isolation (SOIC_W), TIA/EIA-644-A compliance, channel-to-channel skew ≤300 ps, −75 dBc PSRR, and ±8 kV IEC 61000-4-2 ESD protection across the barrier.

Technical Context

The ADN4654BRWZ implements two independent, bidirectional LVDS signal paths separated by a reinforced dielectric barrier using Analog Devices' iCoupler® technology. Each channel includes a compliant LVDS receiver and driver, with no internal fail-safe logic-unlike ADN4655/ADN4656-making its outputs undefined under open/short input conditions.

It operates from either 2.5 V supplies directly applied to VDD1/VDD2 or 3.3 V supplies routed through integrated LDOs (VIN1/VIN2). Timing performance is specified over −40°C to +125°C, with propagation delay matching (≤300 ps channel-to-channel skew) and total jitter of 90 ps_PP at 1.1 Gbps PRBS.

Key Specifications

Parameter	Value and Actual Design Meaning
Isolation Rating	5 kV_RMS for 1 minute - meets UL 1577 and VDE V 0884-10 reinforced insulation requirements in 20-lead SOIC_W package.
Data Rate	Up to 1.1 Gbps - supports high-speed serial video, FPGA-to-FPGA, or ADC/DAC interface links without retiming.
Propagation Delay	4 ns typical - enables precise timing alignment in deterministic low-latency systems like real-time control or test equipment.
Random Jitter	2.6 ps_RMS - ensures <1×10⁻¹² BER at 1.1 Gbps, critical for high-fidelity serial data integrity.
Supply Options	2.5 V direct or 3.3 V via on-chip LDO - simplifies power architecture by eliminating external regulators for isolated domains.
Common-Mode Immunity	>25 kV/μs - maintains signal integrity in noisy industrial environments with fast transients (e.g., motor drives, PLCs).
ESD Protection	±8 kV HBM on LVDS pins across barrier - reduces need for external TVS diodes in ruggedized designs.

Pinout & Package

ADN4654BRWZ uses a 20-lead wide-body SOIC_W (RW-20) package with 7.8 mm minimum creepage and clearance, rated for 5 kV_RMS isolation. Pin 1–10 form Side 1 (input domain); Pins 11–20 form Side 2 (output domain), with dedicated GND1/GND2, VDD1/VDD2, VIN1/VIN2, and fully differential LVDS I/O pairs.

Pin/Terminal	Circuit Role	Design Meaning
1, 20	VIN1 / VIN2	Optional 3.3 V LDO inputs for Side 1 and Side 2 - bypassed externally with 1 μF capacitors; not used if 2.5 V supplied directly to VDDx.
2, 4, 10 / 11, 17, 19	GND1 / GND2	Isolated ground references - must be kept separate; each side requires local decoupling to minimize noise coupling.
3, 9 / 12, 18	VDD1 / VDD2	2.5 V supply pins - both pins per side must be connected externally and bypassed with 0.1 μF capacitors to respective GNDx.
5, 6 / 7, 8	DIN1+, DIN1− / DIN2+, DIN2−	Differential LVDS inputs - accept TIA/EIA-644-A compliant signals; no internal termination or fail-safe logic.
13, 14 / 15, 16	DOUT2−, DOUT2+ / DOUT1−, DOUT1+	Differential LVDS outputs - drive 100 Ω loads with 250–450 mV differential swing; output state undefined under idle input conditions.

Key Features

Feature	Design Value
Reinforced 5 kV_RMS Isolation	Enables safe interfacing between high-voltage industrial subsystems (e.g., motor drives) and low-voltage logic without external isolation components.
TIA/EIA-644-A Compliance	Guarantees interoperability with standard LVDS transceivers and FPGAs without level-shifting or signal conditioning circuitry.
2.6 ps_RMS Random Jitter	Supports clean eye opening at 1.1 Gbps, reducing bit error rate in high-speed serial links such as camera sensor interfaces.
Integrated Dual LDOs	Eliminates need for two external 2.5 V regulators - simplifies BOM and layout while maintaining tight supply regulation across isolation barrier.
−75 dBc PSRR	Mitigates clock spurs induced by power supply ripple, preserving signal integrity in mixed-signal systems with shared power rails.

Applications

Isolated Video & Imaging Data	Analog Front-End Isolation
Use Scenario: High-resolution CMOS image sensor data transmission from a high-noise motor-driven stage to an isolated processing unit. IC Role / Device Role / Timing Role: ADN4654BRWZ isolates LVDS pixel clock and serialized video streams while preserving sub-nanosecond timing alignment. Use Value: Prevents ground loop noise from corrupting 12-bit+ image data, enabling >100 dB SNR in medical or industrial machine vision systems.	Use Scenario: Isolating precision ADC outputs in a high-voltage battery monitoring system where analog front-end shares chassis ground with switching converters. IC Role / Device Role / Timing Role: ADN4654BRWZ transmits digitized voltage/current samples across isolation barrier with minimal added jitter or delay uncertainty. Use Value: Maintains DC accuracy and AC performance (ENOB ≥16 bits) by eliminating common-mode transient-induced errors in isolated measurement paths.
Data Plane Isolation	Isolated High-Speed Clock & Data Links
Use Scenario: Secure separation of FPGA configuration and status telemetry between safety-critical control logic and non-safety peripheral domains in rail signaling hardware. IC Role / Device Role / Timing Role: ADN4654BRWZ carries bidirectional LVDS control/status packets at 800 Mbps with deterministic latency and no fail-safe assertion. Use Value: Enables functional safety certification (IEC 61508 SIL-3) by providing galvanic barrier with verified lifetime insulation performance (VIORM = 424 V_PEAK).	Use Scenario: Clock distribution from a master oscillator to multiple isolated ADCs/DACs in a multi-channel RF transceiver with independent power domains. IC Role / Device Role / Timing Role: ADN4654BRWZ isolates 1 GHz LVDS clock signals while adding only 4 ns fixed delay and 2.6 ps_RMS jitter per channel. Use Value: Preserves phase coherence across channels, enabling coherent beamforming or time-interleaved sampling without additional deskew compensation.

Isolated Video & Imaging Data

Analog Front-End Isolation

Use Scenario: High-resolution CMOS image sensor data transmission from a high-noise motor-driven stage to an isolated processing unit.

IC Role / Device Role / Timing Role: ADN4654BRWZ isolates LVDS pixel clock and serialized video streams while preserving sub-nanosecond timing alignment.

Use Value: Prevents ground loop noise from corrupting 12-bit+ image data, enabling >100 dB SNR in medical or industrial machine vision systems.

Use Scenario: Isolating precision ADC outputs in a high-voltage battery monitoring system where analog front-end shares chassis ground with switching converters.

IC Role / Device Role / Timing Role: ADN4654BRWZ transmits digitized voltage/current samples across isolation barrier with minimal added jitter or delay uncertainty.

Use Value: Maintains DC accuracy and AC performance (ENOB ≥16 bits) by eliminating common-mode transient-induced errors in isolated measurement paths.

Data Plane Isolation

Isolated High-Speed Clock & Data Links

Use Scenario: Secure separation of FPGA configuration and status telemetry between safety-critical control logic and non-safety peripheral domains in rail signaling hardware.

IC Role / Device Role / Timing Role: ADN4654BRWZ carries bidirectional LVDS control/status packets at 800 Mbps with deterministic latency and no fail-safe assertion.

Use Value: Enables functional safety certification (IEC 61508 SIL-3) by providing galvanic barrier with verified lifetime insulation performance (VIORM = 424 V_PEAK).

Use Scenario: Clock distribution from a master oscillator to multiple isolated ADCs/DACs in a multi-channel RF transceiver with independent power domains.

IC Role / Device Role / Timing Role: ADN4654BRWZ isolates 1 GHz LVDS clock signals while adding only 4 ns fixed delay and 2.6 ps_RMS jitter per channel.

Use Value: Preserves phase coherence across channels, enabling coherent beamforming or time-interleaved sampling without additional deskew compensation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar LVDS isolator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
ADN4655BRWZ	Includes fail-safe output high logic for floating/shorted inputs; identical 5 kV_RMS, 1.1 Gbps, and SOIC_W package.	Preferred where input disconnection must force known logic state (e.g., safety interlocks, hot-swap detection).	Select ADN4655BRWZ when deterministic idle-state behavior is required; ADN4654BRWZ is optimal for transparent pass-through with minimal latency overhead.
ISO6721FDWR	2-channel digital isolator (not LVDS-specific); 5000 V_RMS, 50 Mbps max, CMOS I/O, SOIC-16 package.	Only suitable for lower-speed control signaling-not for 1.1 Gbps LVDS data lanes.	Choose ISO6721FDWR for cost-sensitive, low-speed GPIO isolation; ADN4654BRWZ remains mandatory for gigabit LVDS signal integrity.

Compared with ADN4655BRWZ, ADN4654BRWZ offers lower propagation delay uncertainty but lacks fail-safe output behavior; versus ISO6721FDWR, it delivers 22× higher data rate and native LVDS compatibility at the cost of higher power and pin count.

Availability

ADN4654BRWZ is available at Aetrix Electronics and suitable for industrial imaging, analog front-end isolation, and data plane isolation requiring stable component supply, long-term lifecycle support, and certified 5 kV_RMS reinforcement.

Supply support for ADN4654BRWZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.

The ADN4654BRWZ belongs to the iCoupler® LVDS isolator product line, engineered specifically for gigabit-speed galvanic isolation in noise-immune industrial, medical, and test equipment applications.

FAQ

What is the maximum data rate supported by the ADN4654BRWZ?

The ADN4654BRWZ supports a maximum data rate of 1.1 Gbps with 223−1 pseudorandom bit stream (PRBS) input, verified at 90 ps_PP total jitter and 2.6 ps_RMS random jitter. It maintains TIA/EIA-644-A compliance across this range and is characterized up to 1.25 Gbps for margin assurance. The ADN4654BRWZ achieves this without retiming or buffering, preserving deterministic latency.

Does the ADN4654BRWZ include fail-safe output logic?

No, the ADN4654BRWZ does not implement fail-safe output logic. Unlike ADN4655BRWZ and ADN4656BRWZ, its outputs are undefined under open, shorted, or terminated-but-undriven input conditions. This design prioritizes minimal propagation delay and jitter; users must ensure valid LVDS input signals are always present or add external supervision circuitry if fail-safe behavior is required.

Which package and isolation rating apply to ADN4654BRWZ?

The ADN4654BRWZ is exclusively offered in the 20-lead wide-body SOIC_W (RW-20) package with 7.8 mm creepage and clearance, rated for 5 kV_RMS isolation per UL 1577 and VDE V 0884-10. It is not available in the 3.75 kV_RMS SSOP variant - that rating applies only to ADN4654 variants with '-1' suffix (e.g., ADN4654-1).

Can ADN4654BRWZ operate from a single 3.3 V supply?

Yes, the ADN4654BRWZ can operate from a single 3.3 V supply using its integrated LDOs: connect 3.3 V to VIN1 and VIN2, bypass each with 1 μF to respective GND1/GND2, and tie VDD1/VDD2 to local 0.1 μF decoupling. The LDOs regulate down to 2.5 V internally. Alternatively, 2.5 V may be supplied directly to VDD1/VDD2, leaving VIN1/VIN2 unconnected or tied to VDDx.

What is the common-mode transient immunity (CMTI) specification for ADN4654BRWZ?

The ADN4654BRWZ guarantees >25 kV/μs common-mode transient immunity, tested at 1000 V common-mode voltage with 800 V transient magnitude. This ensures reliable operation in high-dV/dt environments such as variable-frequency drives, inverters, and industrial PLCs where fast transients could otherwise corrupt isolated data transmission.

ADN4654BRWZ Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: iCoupler®

Package/Case:: 20-SOIC (0.295", 7.50mm Width)

Packaging:: Tube

Product Status:: Active

Technology:: Magnetic Coupling

Type:: LVDS

Isolated Power:: No

Number of Channels:: 2

Inputs - Side 1/Side 2:: 2/0

Channel Type:: Unidirectional

Voltage - Isolation:: 5000Vrms

Common Mode Transient Immunity (Min):: 25kV/µs

Data Rate:: 1.25Gbps

Propagation Delay tpLH / tpHL (Max):: 4.5ns, 4.5ns

Pulse Width Distortion (Max):: -

Rise / Fall Time (Typ):: 0.35ns, 0.35ns (Max)

Voltage - Supply:: 2.375V ~ 2.625V

Grade:: -

Qualification:: -

Operating Temperature:: -40°C ~ 125°C

Mounting Type:: Surface Mount

Supplier Device Package:: 20-SOIC

ADN4654BRWZ FAQ

1.How can I place an order for ADN4654BRWZ through Aetrix?

Please submit a Request for Quotation (RFQ) for ADN4654BRWZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADN4654BRWZ reliable?

The price and inventory of ADN4654BRWZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADN4654BRWZ is usually 5 days.

3.What payment methods are accepted for ADN4654BRWZ?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADN4654BRWZ transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADN4654BRWZ?

ADN4654BRWZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADN4654BRWZ order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADN4654BRWZ?

For technical support, including ADN4654BRWZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADN4654BRWZ requirements.

6.How does Aetrix verify that ADN4654BRWZ is sourced from the original manufacturer or authorized distributors?

All ADN4654BRWZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADN4654BRWZ meets industry standards.

7.What is the process for return or replacement of ADN4654BRWZ?

All ADN4654BRWZ units undergo pre-shipment inspection (PSI). If there is an issue with ADN4654BRWZ, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADN4654BRWZ part is unused and in its original packaging.

Return procedure for ADN4654BRWZ:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…