Analog Devices Inc. ADP1043A-USB-Z
- Part No.:
- ADP1043A-USB-Z
- Manufacturer:
- Analog Devices Inc.
- Category:
- Accessories
- Package:
- Datasheet:
-
ADP1043A-USB-Z.pdf
- Description:
- EVAL BOARD DIG POWER SUPPLY
- Quantity:
- Payment:

- Shipping:

Inventory:1,276
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP1043A-USB-Z from Analog Devices is a secondary-side digital power supply controller IC for isolated AC/DC and DC/DC converters, featuring integrated digital loop filter (PID), seven programmable PWM outputs (OUTA–OUTD, OUTAUX, SR1, SR2), dual current sense (CS1, CS2±), remote/local voltage sensing (VS1, VS2, VS3±), and I²C interface. It delivers precise output regulation in redundant server power supplies with 12-bit ADC resolution, ±2.5% voltage sense accuracy (10–90% FSR), and 80 ns fast OCP response on CS1.
For engineers reviewing the ADP1043A-USB-Z datasheet, ADP1043A-USB-Z pinout, ADP1043A-USB-Z application, or ADP1043A-USB-Z equivalent, this page provides verified technical context, validated pin functions, real-world application mappings for server infrastructure, and confirmed alternative controllers with documented functional differences.
Technical Context
The ADP1043A-USB-Z implements a dual-path ADC architecture: a high-speed 6-bit Σ-Δ ADC (400 kHz) on VS1 for fast transient response and a low-speed 12-bit Σ-Δ ADC (100 Hz) on VS2/VS3± for precision regulation. Its digital PID filter is fully programmable via I²C and stored in 8 kB EEPROM, enabling custom compensation without hardware changes.
It supports synchronous rectification control via SR1/SR2 with adaptive dead time, OrFET gate drive (GATE pin), current sharing over SHAREi/SHAREo bus, and resonant mode operation enabled by RES pin configuration. Protection includes fast (80 ns) and accurate (10 ms) OCP on CS1, ±1 mV OrFET threshold accuracy, and 300 μs OVP comparator speed on VS1/VS2/VS3.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Supply | 3.3 V ±0.3 V - single-supply operation eliminates auxiliary bias rails |
| Digital Loop Filter | Programmable PID in digital domain - enables field-tunable stability without component swaps |
| ADC Resolution | 12-bit (VS1/VS2/VS3±, CS1, CS2±) - supports <±0.025% full-scale error at 10–90% range |
| Fast OCP Response | 80 ns on CS1 - protects primary-side MOSFETs before avalanche failure |
| I²C Interface | 100–400 kHz standard/fast-mode - enables real-time telemetry and firmware updates |
| EEPROM Endurance | 10,000 write cycles - retains calibrated loop parameters across power cycles and firmware revisions |
| Operating Temp | −40°C to +85°C - qualified for industrial-grade server PSU environments |
Pinout & Package
ADP1043A-USB-Z is housed in a 32-lead LFCSP (5 mm × 5 mm, 0.5 mm pitch) with exposed thermal pad for enhanced thermal dissipation in high-power density server PSUs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VS1 | High-speed local voltage sense input | Feeds 6-bit Σ-Δ ADC (400 kHz) for rapid transient detection; requires 0.5% resistor divider |
| VS2 / VS3± | Low-speed remote voltage sense inputs | Feed 12-bit Σ-Δ ADC (100 Hz) for precision regulation; differential pair (VS3±) rejects common-mode noise |
| CS1 | Primary-side current sense input | Supports current transformer coupling; enables fast (80 ns) and accurate (10 ms) OCP with ±3% FSR accuracy |
| CS2± | Differential secondary-side current sense | Enables bidirectional current monitoring for current sharing and OrFET control; ±100 mV common-mode range |
| OUTA–OUTD, OUTAUX | Primary-side PWM outputs | Seven independent, programmable PWM signals with 3.5 ns rise/1.5 ns fall time; support multi-phase topologies |
| SR1 / SR2 | Synchronous rectifier drive outputs | Control external SR drivers with adaptive dead time; reduce conduction losses in LLC and phase-shifted full-bridge |
| GATE | Open-drain OrFET gate driver | Controls hot-swap MOSFETs in N+1 redundant systems; supports fast (150 ns) OrFET turn-off |
| SHAREi / SHAREo | Current share bus interface | Enables parallel operation of multiple ADP1043A-USB-Z units; maintains <±1% load imbalance across modules |
| SCL / SDA | I²C serial interface | Provides access to all registers, fault logs, and telemetry data; supports daisy-chained configuration |
| PGOOD1 / PGOOD2 | Power-good status outputs | Open-drain flags indicate system health: PGOOD1 covers critical faults (OVP/UVP/OCP); PGOOD2 latches any flag |
Key Features
| Feature | Design Value |
|---|---|
| Dual-path ADC architecture | Combines 400 kHz/6-bit (VS1) and 100 Hz/12-bit (VS2/VS3±) sensing for simultaneous speed and precision |
| Programmable digital PID filter | Stored in EEPROM and configurable via GUI - eliminates manual loop compensation redesign |
| Seven PWM outputs with timing control | OUTA–OUTD, OUTAUX, SR1, SR2 support interleaved, resonant, and multi-phase topologies without external logic |
| Integrated current sharing bus | SHAREi/SHAREo pins enable <±1% load balancing across up to 8 parallel PSUs without external DACs or op-amps |
| OrFET gate drive with fast protection | GATE pin delivers open-drain output with 150 ns fast turn-off - meets MIL-STD-704E hot-swap requirements |
| Comprehensive fault logging | First-flag fault ID register captures root-cause event (e.g., CS1 OCP vs. VS1 OVP) for deterministic debug |
Applications
| Server AC/DC Power Supply | Redundant Telecom DC/DC Module |
|---|---|
Use Scenario: 1 kW, 80 PLUS Titanium-certified AC/DC front-end supplying 12 V and 54 V rails to CPU/GPU and ASICs in hyperscale data centers. IC Role / Device Role / Timing Role: Secondary-side digital controller managing voltage regulation, current sharing across 4 parallel bricks, and real-time telemetry via I²C to BMC. Use Value: Achieves <±0.5% output regulation across line/load/temp using programmable 12-bit ADCs and digital PID - eliminates trim-pot calibration labor. |
Use Scenario: Hot-swappable −48 V DC/DC module in carrier-grade base station powering RF transceivers and fronthaul optics. IC Role / Device Role / Timing Role: Isolated secondary-side controller implementing N+1 redundancy with OrFET-controlled hot-swap and SHARE bus load balancing. Use Value: Enables <100 ms failover during module replacement using GATE-driven OrFET and 80 ns CS1 OCP - meets ITU-T G.8262 holdover timing specs. |
| Industrial PLC Power Management | Medical Imaging Power System |
Use Scenario: 48 V input, 24 V/5 V dual-output isolated DC/DC converter for programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Digital controller performing remote voltage sense (VS3±), temperature monitoring (RTD), and fault logging for predictive maintenance. Use Value: Delivers ±2.5% voltage accuracy from −40°C to +85°C using on-chip trimming - avoids external calibration across temperature zones. |
Use Scenario: MRI gradient amplifier power supply requiring ultra-low noise, tight ripple (<10 mVpp), and safety-critical OVP/UVP monitoring. IC Role / Device Role / Timing Role: Secondary-side controller executing dual-threshold OVP (fast 300 μs + accurate 10 ms) and isolated current sense (CS2±) for patient-isolation compliance. Use Value: Meets IEC 60601-1 creepage/clearance requirements via galvanically isolated feedback path and <±1 mV OrFET threshold accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar secondary-side digital power controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28950 | Analog-based phase-shifted PWM controller with fixed compensation; no integrated ADC or EEPROM | Lacks digital telemetry, current sharing bus, and programmable loop filter - requires external microcontroller for monitoring | Choose UCC28950 only when analog control simplicity and lower BOM cost outweigh need for remote diagnostics and field tuning. |
| LM5119 | Two-phase synchronous buck controller with analog voltage mode; no secondary-side isolation or I²C interface | Designed for non-isolated POL conversion; cannot perform remote voltage sense or current sharing across isolated domains | Select LM5119 only for point-of-load applications where galvanic isolation and multi-brick coordination are unnecessary. |
Compared with UCC28950 and LM5119, the ADP1043A-USB-Z uniquely integrates digital loop control, isolated current sharing, and full-system telemetry in a single 32-pin LFCSP - reducing design cycle time by eliminating external MCU, ADC, and communication interface components.
Availability
ADP1043A-USB-Z is available at Aetrix Electronics and suitable for server power supplies, telecom DC/DC modules, industrial PLCs, and medical imaging systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADP1043A-USB-Z includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, power management, and industrial systems.
The ADP1043A-USB-Z belongs to Analog Devices' digital power controller product line, engineered specifically for isolated, redundant, and high-efficiency AC/DC and DC/DC power supplies in data center, telecom, and industrial infrastructure.
FAQ
What is the primary function of the ADP1043A-USB-Z in an isolated power supply?
The ADP1043A-USB-Z serves as a secondary-side digital controller that manages output voltage regulation, current sharing, fault protection, and telemetry in isolated AC/DC and DC/DC power supplies. It replaces analog controllers and discrete monitoring circuits by integrating a programmable digital PID filter, seven PWM outputs, dual current sense paths (CS1 and CS2±), and I²C-based system communication - all within a single 32-lead LFCSP package.
Does the ADP1043A-USB-Z support resonant mode topologies like LLC?
Yes, the ADP1043A-USB-Z explicitly supports resonant mode operation through dedicated register controls and timing adjustments. The RES pin sets internal oscillator frequency (190–210 MHz), and resonant-specific registers govern PWM timing, synchronous rectification phasing, soft-start behavior, and protection thresholds - enabling direct implementation in LLC and phase-shifted full-bridge converters without external timing ICs.
How does the ADP1043A-USB-Z handle current sharing across multiple power supplies?
The ADP1043A-USB-Z implements current sharing via its SHAREi and SHAREo pins, forming a dedicated analog bus that equalizes load current among parallel-connected units. Each ADP1043A-USB-Z measures its own output current via CS2±, compares it to the bus voltage, and adjusts PWM duty cycle to maintain <±1% imbalance - eliminating need for external current-sense amplifiers or master-slave arbitration logic.
Can the ADP1043A-USB-Z operate without a host microcontroller?
Yes, the ADP1043A-USB-Z supports standalone operation using its internal 8 kB EEPROM, which stores all calibrated loop parameters, PWM timing, protection thresholds, and startup sequences. Once programmed via I²C (using Analog Devices' GUI), the ADP1043A-USB-Z executes full closed-loop control, fault response, and telemetry autonomously - removing dependency on external firmware or real-time OS.
What is the role of the GATE pin on the ADP1043A-USB-Z?
The GATE pin on the ADP1043A-USB-Z is an open-drain output that drives the gate of an external N-channel MOSFET used as an OrFET (ORing Field-Effect Transistor) in N+1 redundant power systems. It provides fast turn-off (<150 ns) with programmable threshold accuracy (±1 mV), enabling hot-swap capability and seamless failover while meeting safety standards like UL 62368-1 for backplane power distribution.
ADP1043A-USB-Z Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Accessory Type:
- USB to I2C Adapter
- For Use With/Related Products:
- ADP1043A
ADP1043A-USB-Z FAQ
1.How can I place an order for ADP1043A-USB-Z through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP1043A-USB-Z on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP1043A-USB-Z reliable?
The price and inventory of ADP1043A-USB-Z are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP1043A-USB-Z is usually 5 days.
3.What payment methods are accepted for ADP1043A-USB-Z?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP1043A-USB-Z transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP1043A-USB-Z?
ADP1043A-USB-Z orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP1043A-USB-Z order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP1043A-USB-Z?
For technical support, including ADP1043A-USB-Z datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP1043A-USB-Z requirements.
6.How does Aetrix verify that ADP1043A-USB-Z is sourced from the original manufacturer or authorized distributors?
All ADP1043A-USB-Z products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP1043A-USB-Z meets industry standards.
7.What is the process for return or replacement of ADP1043A-USB-Z?
All ADP1043A-USB-Z units undergo pre-shipment inspection (PSI). If there is an issue with ADP1043A-USB-Z, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP1043A-USB-Z part is unused and in its original packaging.
Return procedure for ADP1043A-USB-Z:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP1043A-USB-Z Tags

-
261
Adafruit Industries LLC

-
5385
Adafruit Industries LLC

-
FIT0587
DFRobot

-
PRT-14427
SparkFun Electronics

-
PRT-10474
SparkFun Electronics

-
PRT-15109
SparkFun Electronics

-
PRT-11417
SparkFun Electronics

-
FIT0586
DFRobot

-
1131
Adafruit Industries LLC
-
MIKROE-485
MikroElektronika

-
2223
Adafruit Industries LLC
-
PRT-14017
SparkFun Electronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
