My Inquiry
My Account
Analog Devices Inc. ADP1821ARQZ-R7
- Part No.:
- ADP1821ARQZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ADP1821ARQZ-R7.pdf
- Description:
- IC REG CTRLR BUCK 16QSOP
- Quantity:
- Payment:
- Shipping:
Inventory:523
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP1821ARQZ-R7 from Analog Devices is a synchronous step-down DC-to-DC controller IC designed for high-efficiency, high-current point-of-load regulation. It features a 0.6 V reference voltage (±1% over −40°C to +125°C), supports input voltages from 1.0 V to 24 V, delivers output voltages from 0.6 V to 85% of VIN, and operates at pin-selectable 300 kHz or 600 kHz switching frequency with synchronization capability up to 1.2 MHz - used in DSP and microprocessor core power supplies.
For engineers reviewing the ADP1821ARQZ-R7 datasheet, ADP1821ARQZ-R7 pinout, ADP1821ARQZ-R7 application, or ADP1821ARQZ-R7 equivalent, key selection criteria include its all-N-channel MOSFET drive architecture, lossless current-limiting via external resistor, programmable soft start with reverse-current protection, and operation across −40°C to +125°C junction temperature.
Technical Context
The ADP1821ARQZ-R7 implements voltage-mode PWM control with an internal 0.6 V precision reference and error amplifier clamped between 0.75 V and 2.4 V at COMP. Its oscillator supports fixed-frequency (300/600 kHz) or externally synchronized operation (300–1200 kHz), with dead-time control (33 ns DH→DL, 42 ns DL→DH) preventing cross-conduction in N-channel synchronous buck topologies.
Current limiting uses cycle-by-cycle sensing via the CSL pin, where a 50 µA internal current source develops a threshold voltage across an external resistor connected between SW and CSL. Thermal shutdown activates at 145°C with 10°C hysteresis, and undervoltage lockout on VCC triggers at 2.7 V (±0.3 V) with 0.1 V hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 1.0 V to 24 V - enables use with wide-input industrial, telecom, and server power rails. |
| Output Voltage Range | 0.6 V to 85% of VIN - supports low-voltage DSP/microprocessor cores down to sub-1V domains. |
| Reference Voltage Accuracy | 0.6 V ±1% (−40°C to +125°C) - ensures tight output regulation under thermal stress. |
| Switching Frequency | 300 kHz or 600 kHz (pin-selectable), syncable to 300–1200 kHz - balances efficiency, size, and EMI control. |
| Shutdown Current | 10 µA - minimizes system standby power in always-on applications. |
| Operating Junction Temp | −40°C to +125°C - qualified for harsh industrial and medical imaging environments. |
| Package | 16-lead QSOP - surface-mount compatible with standard PCB assembly processes. |
Pinout & Package
ADP1821ARQZ-R7 is housed in a 16-lead QSOP (Quad Small Outline Package) with 0.65 mm lead pitch and exposed pad not present. The package meets JEDEC MS-012 standards and supports reflow soldering per IPC/JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BST | Bootstrap capacitor input | Supplies gate drive voltage >VIN for high-side N-MOSFET; requires ceramic cap (≥0.1 µF) between BST and SW. |
| DH | High-side gate driver output | Drives gate of external high-side N-MOSFET; swings between SW and BST voltage levels. |
| SW | Power switch node | Connects source of high-side MOSFET and drain of low-side MOSFET; forms LC filter input node. |
| SYNC | External clock synchronization input | Accepts 300–1200 kHz TTL/CMOS signal; must be tied to GND if unused. |
| FREQ | Frequency select logic input | Low = 300 kHz, high = 600 kHz; determines nominal oscillator frequency before sync. |
| SHDN | Active-low enable control | Pulls low to disable converter; draws only 10 µA in shutdown state. |
| PWGD | Open-drain power-good indicator | Sinks current when FB is outside 550–750 mV window; requires external pull-up. |
| GND | Analog ground reference | Must be connected to PGND at single-point star ground near IC for noise immunity. |
| SS | Soft-start timing control | Capacitor from SS to GND sets ramp time; enables reverse-current protection during pre-biased startup. |
| FB | Feedback voltage input | Compares resistive divider output against 0.6 V reference; sets regulated output voltage. |
| COMP | Error amplifier output | Provides compensation node for type II/III loop compensation network between COMP and FB. |
| VCC | Internal circuitry supply | 3.7–5.5 V input powering control logic; requires ≥0.1 µF local bypass to GND. |
| CSL | Current-sense low-side input | 50 µA current source develops threshold voltage across external RCL for lossless current limiting. |
| PGND | Power ground return | Return path for low-side gate driver (DL) and power stage; connect to GND at single point. |
| DL | Low-side gate driver output | Drives gate of external low-side N-MOSFET; swings between PGND and PVCC. |
| PVCC | Low-side driver supply | 3.7–5.5 V input powering DL driver; requires ≥1 µF local bypass to PGND. |
Key Features
| Feature | Design Value |
|---|---|
| All-N-channel MOSFET drive | Enables lower-cost, higher-efficiency power stages by eliminating P-channel high-side switches. |
| Lossless current limiting | Uses external resistor + 50 µA current source on CSL pin - no sense-resistor power loss or footprint penalty. |
| Programmable soft start with reverse-current protection | Prevents output collapse during pre-biased startup and limits inrush current via SS capacitor timing. |
| Fixed-frequency + synchronization | Eliminates beat frequencies in multi-rail systems and simplifies EMI filtering with deterministic switching. |
| Thermal shutdown with hysteresis | Shuts down at 145°C and restarts at 135°C - prevents thermal runaway in sustained overload conditions. |
Applications
| Telecom Core Power | Medical Imaging PSU |
|---|---|
Use Scenario: Regulating 1.2 V/20 A core supply for baseband processors in 5G remote radio units. IC Role / Device Role / Timing Role: Step-down controller managing synchronous N-MOSFET power stage with 300 kHz fixed frequency to minimize EMI in dense RF modules. Use Value: 96% peak efficiency at 5 V input/1.8 V output enables compact thermal design without forced air cooling. | Use Scenario: Providing stable 0.9 V/15 A supply to FPGA-based image reconstruction engines in portable MRI subsystems. IC Role / Device Role / Timing Role: Voltage-mode buck controller with programmable soft start ensuring glitch-free power-up of precharged FPGA banks. Use Value: Reverse-current protection on SS pin prevents discharge of output capacitors during hot-insertion of imaging modules. |
| Industrial Server VRM | Network Switch ASIC Supply |
Use Scenario: Delivering 0.85 V/30 A to multi-core Xeon-class CPUs in edge-computing servers operating at 85°C ambient. IC Role / Device Role / Timing Role: High-current synchronous controller with 125°C junction rating and lossless current limit for robust overload handling. Use Value: Thermal shutdown at 145°C with 10°C hysteresis maintains safe operation during transient thermal excursions. | Use Scenario: Generating 1.1 V/12 A supply for 25G Ethernet PHYs in carrier-grade aggregation switches. IC Role / Device Role / Timing Role: Synchronized buck controller locked to system clock to eliminate subharmonic interference with SerDes lanes. Use Value: SYNC input accepts 625 MHz reference (via divider) enabling precise phase alignment across 16 parallel converters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5116PWPR | Current-mode control, wider input range (3–100 V), no integrated gate drivers - requires external high-/low-side drivers. | Targeted at higher-input industrial supplies (>24 V); lacks reverse-current protection and programmable soft start. | Choose LM5116PWPR when input exceeds 24 V or when discrete driver optimization is required. |
| TPS40210DGQR | Voltage-mode like ADP1821ARQZ-R7 but with 4.5–52 V input, no synchronization input, and fixed 350 kHz frequency. | Suited for mid-range telecom rectifiers; missing FREQ/SYNC flexibility and CSL-based lossless current limit. | Choose TPS40210DGQR for cost-sensitive 48 V intermediate bus applications without sync requirements. |
Compared with LM5116PWPR and TPS40210DGQR, ADP1821ARQZ-R7 offers tighter 0.6 V reference accuracy (±1%), integrated dual N-MOSFET drivers, and unique lossless current sensing - making it optimal for space-constrained, low-output-voltage, high-accuracy point-of-load designs below 24 V input.
Availability
ADP1821ARQZ-R7 is available at Aetrix Electronics and suitable for telecommunications infrastructure, medical imaging subsystems, and industrial server power supplies requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ADP1821ARQZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global semiconductor leader specializing in high-performance analog, mixed-signal, and digital signal processing technologies for precision instrumentation, industrial automation, and communications.
ADP1821ARQZ-R7 belongs to Analog Devices' high-efficiency DC-to-DC controller product line, engineered specifically for low-voltage, high-current point-of-load regulation in telecom, medical, and computing applications.
FAQ
What is the minimum output voltage supported by the ADP1821ARQZ-R7?
The ADP1821ARQZ-R7 supports a minimum regulated output voltage of 0.6 V, set by its internal precision reference. This value is guaranteed within ±1% over the full −40°C to +125°C junction temperature range and enables direct powering of advanced DSP and microprocessor cores requiring sub-1V rails. The feedback divider must scale the output to match this reference at the FB pin.
Does the ADP1821ARQZ-R7 require an external current-sense resistor?
No, the ADP1821ARQZ-R7 implements lossless current limiting using an internal 50 µA current source applied to the CSL pin. An external resistor connected between SW and CSL develops the current-limit threshold voltage - eliminating power loss and board area associated with traditional sense resistors. This scheme is confirmed in the datasheet's Current-Limit Scheme section and Table 1 specifications.
Can the ADP1821ARQZ-R7 operate with a precharged output?
Yes, the ADP1821ARQZ-R7 includes reverse-current protection during soft start. When the output is precharged, the SS pin controls the error amplifier to prevent inductor current reversal that would discharge the output. This behavior is explicitly documented in the Soft Start section and verified in Figure 13 (Power-On Response, Prebiased Output) of the ADP1821 Rev. C datasheet.
What is the purpose of the BST and PVCC pins on the ADP1821ARQZ-R7?
BST supplies the bootstrap capacitor for the high-side N-MOSFET gate driver (DH), enabling gate voltage >VIN for full enhancement. PVCC powers the low-side gate driver (DL) and must be decoupled to PGND with ≥1 µF capacitance. Both pins operate from 3.7–5.5 V and are electrically isolated - PVCC does not power the BST circuit, and BST voltage can exceed PVCC by >5 V, as confirmed in the Pin Function Descriptions and MOSFET Drivers sections.
How is switching frequency selected on the ADP1821ARQZ-R7?
Switching frequency is selected via the FREQ pin: logic low configures 300 kHz, logic high configures 600 kHz. For noise-sensitive designs, the SYNC pin accepts an external clock (300–1200 kHz) to synchronize multiple ADP1821ARQZ-R7 controllers and avoid beat frequencies. The datasheet specifies that SYNC operation is limited to ≤2× the nominal FREQ-selected frequency, and SYNC must be tied to GND if unused.
ADP1821ARQZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 3.7V ~ 5.5V
- Frequency - Switching:
- 310kHz, 570kHz
- Duty Cycle (Max):
- 90%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Enable, Frequency Control, Power Good, Soft Start
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
ADP1821ARQZ-R7 FAQ
1.How can I place an order for ADP1821ARQZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP1821ARQZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP1821ARQZ-R7 reliable?
The price and inventory of ADP1821ARQZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP1821ARQZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP1821ARQZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP1821ARQZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP1821ARQZ-R7?
ADP1821ARQZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP1821ARQZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP1821ARQZ-R7?
For technical support, including ADP1821ARQZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP1821ARQZ-R7 requirements.
6.How does Aetrix verify that ADP1821ARQZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP1821ARQZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP1821ARQZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP1821ARQZ-R7?
All ADP1821ARQZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP1821ARQZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP1821ARQZ-R7 part is unused and in its original packaging.
Return procedure for ADP1821ARQZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP1821ARQZ-R7 Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
