Analog Devices Inc. ADP1828YRQZ-R7
- Part No.:
- ADP1828YRQZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 20-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ADP1828YRQZ-R7.pdf
- Description:
- IC REG CTRLR BUCK 20QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,398
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP1828YRQZ-R7 from Analog Devices is a synchronous buck PWM DC-to-DC controller driving all-N-channel MOSFET power stages to regulate output voltages from 0.6 V up to 85% of input (1 V–24 V input range), with ±0.85% FB regulation accuracy over 0°C–70°C and fixed or resistor-adjustable 300 kHz–600 kHz switching frequency. It integrates internal 5 V LDO, clock output for multi-controller synchronization, and lossless current sensing via MOSFET RDS(on).
For engineers reviewing the ADP1828YRQZ-R7 datasheet, ADP1828YRQZ-R7 pinout, ADP1828YRQZ-R7 application, or ADP1828YRQZ-R7 equivalent, key selection criteria include its wide bias voltage range (3.0 V–20 V), tracking capability for power sequencing, thermal shutdown at 145°C, and availability in 20-lead QSOP - critical for telecom, DSP core, and medical imaging point-of-load designs.
Technical Context
The ADP1828YRQZ-R7 implements voltage-mode PWM control with an internal error amplifier (70 dB open-loop gain, 20 MHz GBW) and ramp-based comparator. Its oscillator supports pin-selectable 300/600 kHz operation, resistor tuning (300–600 kHz), or external synchronization up to 1.2 MHz - with CLKOUT configurable for 1× or 2× oscillator frequency via CLKSET.
It features integrated gate drivers (DH/DL) with 1.5 Ω sink/2 Ω source RON at 5 V drive, 15 ns rise/fall times into 3 nF, and 40 ns dead time. Current limiting uses lossless sensing via CSL input referenced to PGND with −38 mV threshold, while soft start and reverse-current protection manage precharged outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | Pin-selectable 300 kHz or 600 kHz; resistor-adjustable 300–600 kHz; sync-capable up to 1.2 MHz - enables EMI control and inductor size optimization. |
| FB Regulation Accuracy | ±0.85% at 0°C–70°C - ensures tight output voltage tolerance for DSP/microprocessor core rails. |
| Input Voltage Range (Bias) | 3.0 V–20 V - supports direct operation from 3.3 V, 5 V, or 12 V system rails without external bias supply. |
| VREG Output | 5.0 V ±2.5% (−40°C to +125°C), 220 mA current limit - powers internal circuitry and gate drivers; requires ≥1 μF ceramic bypass. |
| Current Sense Threshold | −38 mV (typ) at CSL pin - enables lossless current limiting using MOSFET RDS(on), eliminating sense resistor losses. |
| Thermal Shutdown | 145°C trigger with 15°C hysteresis - protects against sustained overload in enclosed industrial or telecom enclosures. |
| Shutdown Current | 15 μA max - minimizes standby power in battery-backed or energy-sensitive systems. |
Pinout & Package
ADP1828YRQZ-R7 is packaged in a 20-lead QSOP (YRQZ suffix), with exposed pad not present - distinct from the LFCSP variant. Pin functions are electrically identical across packages per datasheet Table 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN | Bias supply input | Accepts 3.0–20 V; powers internal LDO (VREG) when ≥5.5 V; tied to VREG/PV for <5.5 V operation. |
| VREG | LDO output | 5 V regulated supply for control logic and gate drivers; requires ≥1 μF ceramic bypass to AGND. |
| DH / DL | High-side / low-side gate drivers | Drive N-channel MOSFET gates; DH sourced from BST-SW boost rail; DL referenced to PV. |
| SW | Switch node | Connects to inductor and high-side MOSFET drain; critical for layout low-inductance routing. |
| CSL | Current sense comparator input | Inverting input referenced to PGND; senses voltage drop across MOSFET RDS(on) for lossless current limit. |
| FB | Feedback input | Monitors output via resistor divider; regulates to 600 mV ±0.85%; high-impedance (5–100 nA bias). |
| TRK | Tracking input | Enables voltage sequencing by following master rail; supports coincident or ratiometric startup/shutdown. |
| CLKOUT | Synchronization output | Provides 1× or 2× oscillator frequency (via CLKSET) to synchronize other ADP1828/ADP1829 controllers. |
Key Features
| Feature | Design Value |
|---|---|
| All-N-channel MOSFET support | Reduces BOM cost and conduction losses vs. P-channel high-side solutions; enables high-efficiency 20 A point-of-load designs. |
| Lossless current limiting | Uses MOSFET RDS(on) as current sense element via CSL pin - eliminates power loss and board space of discrete sense resistors. |
| Output voltage tracking | TRK pin accepts external voltage reference to coordinate startup/shutdown timing with other rails - essential for FPGA, DDR, and multi-core SoC sequencing. |
| Integrated 5 V LDO | Generates clean gate drive and logic supply from wide input (3–20 V); eliminates need for external bias regulator in most applications. |
| Programmable soft start | Capacitor-connected SS pin controls ramp rate; prevents input inrush and provides reverse-current protection during precharged output startup. |
Applications
| Telecom Base Station Power | DSP/Microprocessor Core Supply |
|---|---|
Use Scenario: Generating 1.2 V/20 A core voltage for multicore baseband processors in 4G/5G remote radio units. IC Role / Device Role / Timing Role: Primary synchronous buck controller regulating low-voltage, high-current rail with precise sequencing relative to I/O and memory supplies. Use Value: ±0.85% FB accuracy and 300 kHz operation enable stable regulation under dynamic load transients typical of burst-mode wireless processing. |
Use Scenario: Delivering tightly regulated 1.8 V @ 20 A to digital signal processors in medical imaging subsystems (e.g., ultrasound beamformers). IC Role / Device Role / Timing Role: Voltage mode controller with TRK pin synchronized to auxiliary 3.3 V I/O rail for controlled power-up sequence. Use Value: Lossless RDS(on) current sensing avoids added heat and efficiency loss in thermally constrained enclosures. |
| Set-Top Box SoC Power | Industrial PLC I/O Module Supply |
Use Scenario: Providing 1.0 V–1.35 V core voltage to broadcast SoCs with rapid load steps during video decode bursts. IC Role / Device Role / Timing Role: High-frequency (600 kHz) buck controller minimizing output filter size while maintaining <1% output deviation. Use Value: 15 ns gate driver rise/fall times and 40 ns dead time ensure clean switching transitions and minimal shoot-through risk. |
Use Scenario: Generating isolated 5 V or 3.3 V auxiliary rails in programmable logic controller backplanes with wide input (12–24 V DC). IC Role / Device Role / Timing Role: Robust controller operating across −40°C to +125°C junction temperature with thermal shutdown and UVLO. Use Value: 145°C thermal shutdown and 3.0 V–20 V bias range ensure reliable operation in unventilated industrial cabinets. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP1829YRQZ-R7 | Pin-compatible successor with enhanced current-sense accuracy (±3%), lower shutdown current (5 μA), and extended FREQ range (200–1000 kHz). | Preferred for new designs requiring tighter current monitoring or wider frequency flexibility; shares same QSOP footprint. | Select ADP1829YRQZ-R7 when upgrading for improved current-limit precision or broader frequency tuning. |
| TPS40210DGQR | Current-mode controller with external compensation; no integrated LDO; requires external 5 V bias; 100–1000 kHz adjustable frequency. | Suitable where system already provides clean 5 V bias and current-mode control is preferred for fast transient response. | Choose TPS40210DGQR only if existing 5 V bias rail exists and current-mode architecture is mandated for loop stability. |
Compared with ADP1828YRQZ-R7, ADP1829YRQZ-R7 offers higher current-sense accuracy and lower quiescent current in identical packaging, while TPS40210DGQR trades integrated bias regulation for greater loop design flexibility - making ADP1828YRQZ-R7 optimal for cost-sensitive, self-biased, voltage-mode applications.
Availability
ADP1828YRQZ-R7 is available at Aetrix Electronics and suitable for telecom infrastructure, DSP core power, and medical imaging systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for ADP1828YRQZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, serving industrial, automotive, communications, and healthcare markets.
The ADP1828 belongs to Analog Devices' high-efficiency DC-to-DC controller product line, designed specifically for demanding point-of-load applications in telecom, computing, and medical equipment where precision regulation, sequencing, and thermal robustness are critical.
FAQ
What is the function of the TRK pin on the ADP1828YRQZ-R7?
The TRK pin on the ADP1828YRQZ-R7 enables voltage tracking for power supply sequencing. When driven by a resistor divider from a master rail, it forces the ADP1828YRQZ-R7's output to follow that voltage during startup, shutdown, and fault conditions - ensuring safe ramp-up/down order for FPGAs, DDR memory, or multi-rail SoCs without external supervisors.
Does the ADP1828YRQZ-R7 require an external current sense resistor?
No, the ADP1828YRQZ-R7 does not require an external current sense resistor. It implements lossless current limiting by sensing the voltage drop across the low-side MOSFET's RDS(on) via the CSL pin, with a typical threshold of −38 mV - reducing power loss, board area, and BOM cost compared to shunt-based solutions.
What package type is used for the ADP1828YRQZ-R7?
The ADP1828YRQZ-R7 uses a 20-lead QSOP (Quad Small Outline Package) with standard gull-wing leads. The "YRQZ" part number suffix explicitly denotes this package; it is distinct from the LFCSP variant (e.g., ADP1828ACPZ-R7) and has no exposed thermal pad.
Can the ADP1828YRQZ-R7 operate with a 3.3 V input supply?
Yes, the ADP1828YRQZ-R7 operates with a 3.3 V input supply. When IN is between 3.0 V and 5.5 V, the datasheet requires tying IN, PV, and VREG together - bypassing the internal LDO and powering control circuitry and gate drivers directly from the 3.3 V rail, with appropriate decoupling.
How is the switching frequency set on the ADP1828YRQZ-R7?
The switching frequency of the ADP1828YRQZ-R7 is set via the FREQ pin: grounded for 300 kHz, pulled high to VREG for 600 kHz, or connected to GND through a resistor (e.g., 35.7 kΩ for 450 kHz). It also supports external synchronization via the SYNC pin up to 1.2 MHz when FREQ is high.
ADP1828YRQZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 20V
- Frequency - Switching:
- 300kHz, 600kHz
- Duty Cycle (Max):
- 93%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Enable, Frequency Control, Power Good, Soft Start, Tracking
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QSOP
ADP1828YRQZ-R7 FAQ
1.How can I place an order for ADP1828YRQZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP1828YRQZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP1828YRQZ-R7 reliable?
The price and inventory of ADP1828YRQZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP1828YRQZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP1828YRQZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP1828YRQZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP1828YRQZ-R7?
ADP1828YRQZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP1828YRQZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP1828YRQZ-R7?
For technical support, including ADP1828YRQZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP1828YRQZ-R7 requirements.
6.How does Aetrix verify that ADP1828YRQZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP1828YRQZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP1828YRQZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP1828YRQZ-R7?
All ADP1828YRQZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP1828YRQZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP1828YRQZ-R7 part is unused and in its original packaging.
Return procedure for ADP1828YRQZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP1828YRQZ-R7 Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

