Analog Devices Inc. ADP1829ACPZ-R7
- Part No.:
- ADP1829ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 32-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADP1829ACPZ-R7.pdf
- Description:
- IC REG CTRLR BUCK 32LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,502
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP1829ACPZ-R7 from Analog Devices is a dual, interleaved, synchronous step-down DC-to-DC controller supporting independent 0.6 V to 85% VIN outputs, fixed 300 kHz/600 kHz or synchronized up to 1 MHz operation, ±0.85% FB regulation accuracy at 0°C to 70°C, and voltage tracking for DDR termination and power sequencing in telecom and medical imaging systems.
For engineers reviewing the ADP1829ACPZ-R7 datasheet, ADP1829ACPZ-R7 pinout, ADP1829ACPZ-R7 application, or ADP1829ACPZ-R7 equivalent, key selection criteria include interleaved current-limit sensing, lossless RDSON-based overcurrent protection, independent Power OK outputs, 180° phase-shifted switching for reduced input ripple, and LFCSP-32 package thermal performance in high-density POL designs.
Technical Context
The ADP1829ACPZ-R7 implements two independent voltage-mode PWM controllers with 180° interleaved switching, each using an internal error amplifier (70 dB open-loop gain, 20 MHz GBW) and adjustable lossless current-limit sensing referenced to PGND. Its oscillator supports pin-selectable 300 kHz or 600 kHz operation or external synchronization from 600 kHz to 2 MHz (with 2× divider logic).
Each channel features dedicated COMP/FB/TRK/SS pins, independent enable inputs (EN1/EN2), and open-drain Power OK outputs (POK1/POK2) with 8 µs propagation delay and 550 mV–750 mV UV/OV thresholds. The integrated 5 V LDO (VREG) delivers ≥100 mA with 4.75 V–5.25 V regulation across load and line, powering gate drivers and internal circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 300 kHz or 600 kHz (pin-selectable); synchronizable to 600 kHz–2 MHz external clock (halved internally) |
| Input Voltage Range | 3.0 V–20 V for IN supply; power stage supports 1 V–24 V (enables high-VIN buck with low-VIN bias) |
| FB Regulation Accuracy | ±0.85% at 0°C–70°C; enables tight output tolerance for DSP/core I/O rails |
| Current Limit Sensing | Lossless RDSON method with ±30 mV CSL threshold; eliminates sense resistor power loss |
| VREG Output | 5.0 V ±2.5%, 100 mA capable; powers DH/DL drivers and internal logic without external LDO |
| Tracking Capability | Dual TRK1/TRK2 inputs support ratiometric or coincident sequencing for DDR bus termination |
| Shutdown Current | 10 µA typical; enables ultra-low quiescent power in standby mode |
Pinout & Package
ADP1829ACPZ-R7 is housed in a 5 mm × 5 mm, 32-lead LFCSP package with exposed thermal pad (EPAD) requiring connection to AGND for optimal thermal performance and EMI control.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB1, FB2 | Feedback input for Channel 1/2 | Resistor-divider tap point; sets output voltage with ±0.85% accuracy at 0°C–70°C |
| TRK1, TRK2 | Tracking reference input | Accepts master rail voltage divider; enables precise startup/shutdown sequencing for DDR termination |
| CSL1, CSL2 | Current-sense comparator input | Connects to SW node via sense resistor; enables lossless overcurrent protection with ±30 mV threshold |
| POK1, POK2 | Open-drain Power OK output | Sinks current when FB/UV2 out of regulation; 8 µs response enables fast system fault detection |
| BST1, BST2 | Bootstrap capacitor supply | Powers DH1/DH2 high-side drivers; requires 0.22–0.47 µF ceramic cap to SWx for gate drive integrity |
| EN1, EN2 | Independent channel enable | 20 V-tolerant logic inputs; enable LDO and respective controller; tie to IN for automatic startup |
| VREG | Integrated 5 V LDO output | Supplies gate drivers and internal circuitry; bypass with ≥1 µF ceramic cap to AGND |
| EPAD | Thermal and ground connection | Mandatory AGND connection; critical for θJA = 45°C/W (4-layer JEDEC board) and EMI suppression |
Key Features
| Feature | Design Value |
|---|---|
| Interleaved 180° phase shift | Halves input ripple current vs. single-phase, enabling smaller, lower-cost input capacitors |
| All-N-channel MOSFET support | Reduces BOM cost and conduction losses; compatible with IRFR3709Z/IRLR7807Z per typical application |
| Reverse current protection | Prevents inrush into precharged outputs during soft start-critical for hot-swap and multi-rail systems |
| Independent Power OK outputs | Enables per-rail power-good monitoring without external comparators or logic |
| Voltage tracking with ratiometric mode | Supports DDR2/DDR3 termination where VTT = VDDQ/2; eliminates need for discrete tracking ICs |
Applications
| Telecom Base Station Power | Medical Imaging Systems |
|---|---|
Use Scenario: Dual-rail power delivery for FPGA I/O banks and ADC/DAC analog supplies in 5G remote radio units. IC Role / Device Role / Timing Role: Dual synchronous buck controller generating 1.2 V @ 6 A and 1.8 V @ 8 A with interleaved switching and independent sequencing. Use Value: 180° phase shift reduces input capacitor RMS current by ~30%, lowering thermal stress and footprint in space-constrained RF modules. | Use Scenario: Sequenced power for CT scanner detector ASICs requiring strict voltage ramp order during boot and fault recovery. IC Role / Device Role / Timing Role: Tracking-enabled dual controller enforcing coincident startup of 3.3 V analog and 1.2 V digital rails using TRK1/TRK2 inputs. Use Value: Eliminates external sequencing ICs and discrete timers; ±0.85% FB accuracy ensures compliance with medical-grade voltage tolerances. |
| DDR Memory Termination | Set-Top Box Core Power |
Use Scenario: VTT termination supply generation for DDR3 memory subsystems with dynamic load matching. IC Role / Device Role / Timing Role: Ratiometric tracking configuration where Channel 2 (VTT) follows Channel 1 (VDDQ) at 0.5× ratio via resistor divider on TRK2. Use Value: Maintains VTT = VDDQ/2 across temperature and load; avoids DDR timing violations caused by mismatched rail tracking. | Use Scenario: High-efficiency core and I/O rail generation in consumer STB SoC platforms with burst-mode video decoding loads. IC Role / Device Role / Timing Role: Dual controller delivering 1.0 V @ 12 A (core) and 1.8 V @ 6 A (I/O) with independent soft start (SS1/SS2) and POK monitoring. Use Value: Independent enable (EN1/EN2) allows dynamic rail gating during low-power states, reducing system standby current to <10 µA. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual interleaved buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS51220ARGER | Single-chip dual controller with integrated MOSFET drivers only; no internal LDO; 3–24 V input; 0.6–5.5 V output range | Lacks VREG LDO and tracking inputs; requires external 5 V bias; limited to notebook VR12/IMVP6+ compliance | Select TPS51220ARGER only if external 5 V rail exists and DDR tracking is not required. |
| ISL95831IRZ | Triple-output controller with integrated 5 V LDO; supports 3–24 V input; includes SMBus interface and telemetry | Includes digital interface and telemetry but lacks independent TRK inputs; optimized for Intel mobile platforms | Choose ISL95831IRZ when system-level PMBus communication and multi-rail telemetry are mandatory. |
Compared with TPS51220ARGER and ISL95831IRZ, the ADP1829ACPZ-R7 uniquely combines independent analog tracking inputs, lossless current sensing, and a self-contained 5 V LDO-making it optimal for custom industrial and medical POL designs where flexibility and analog precision outweigh digital control needs.
Availability
ADP1829ACPZ-R7 is available at Aetrix Electronics and suitable for telecommunications base stations, medical imaging detectors, DDR memory termination, set-top box SoC power, and industrial embedded processors requiring stable component supply across extended temperature and high-reliability production cycles.
Supply support for ADP1829ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, communications, and healthcare markets.
The ADP1829ACPZ-R7 belongs to Analog Devices' high-efficiency DC-to-DC controller product line, engineered for flexible, high-current point-of-load regulation in space-constrained, thermally demanding applications such as telecom infrastructure and medical imaging.
FAQ
What is the maximum supported switching frequency for ADP1829ACPZ-R7?
The ADP1829ACPZ-R7 supports a maximum switching frequency of 1 MHz per channel when synchronized to an external clock. With FREQ pin low, it operates at 300 kHz; with FREQ high, at 600 kHz. When SYNC is driven at 1.2 MHz–2 MHz, the internal divider yields 600 kHz–1 MHz output, enabling noise-sensitive designs to avoid AM radio bands or align with system clocks.
Does ADP1829ACPZ-R7 require external MOSFETs, and what types are recommended?
Yes, ADP1829ACPZ-R7 is a controller-only IC and requires external N-channel MOSFETs for both high-side and low-side switches. The datasheet references IRFR3709Z (high-side) and IRLR7807Z (low-side) in its typical application. It supports all-N-channel topologies with bootstrap gate drive, eliminating the need for P-channel devices and reducing conduction losses.
How does the tracking function work on ADP1829ACPZ-R7, and what configurations are supported?
The ADP1829ACPZ-R7 provides independent TRK1 and TRK2 inputs to implement voltage tracking during startup, shutdown, and faults. It supports both ratiometric tracking (e.g., VTT = VDDQ/2 for DDR) and coincident tracking (both outputs ramp simultaneously). The tracking error is limited to ±5 mV offset between TRKx and FBx, ensuring tight sequencing accuracy across temperature.
What is the role of the VREG pin on ADP1829ACPZ-R7, and can it power external circuitry?
The VREG pin on ADP1829ACPZ-R7 outputs a regulated 5.0 V ±2.5% supply capable of ≥100 mA, used internally for gate drivers and control logic. While technically usable for light auxiliary loads, Analog Devices advises against powering external circuitry from VREG due to sharp transient currents during switching-bypassing with ≥1 µF ceramic to AGND is mandatory, and dedicated regulators are preferred for system rails.
What thermal considerations apply to ADP1829ACPZ-R7 in high-power applications?
ADP1829ACPZ-R7 has a junction-to-ambient thermal resistance (θJA) of 45°C/W on a 4-layer JEDEC board, contingent on proper EPAD soldering to AGND. In high-power applications, thermal derating is required: maximum ambient temperature must be reduced per TA_MAX = 125°C − (θJA × PD_MAX). Layout guidelines emphasize minimizing thermal resistance via multiple vias under the EPAD and avoiding copper isolation around the package.
ADP1829ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 2
- Output Phases:
- 2
- Voltage - Supply (Vcc/Vdd):
- 3V ~ 20V
- Frequency - Switching:
- 300kHz, 600kHz
- Duty Cycle (Max):
- 93%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Current Limit, Enable, Frequency Control, Power Good, Soft Start, Tracking
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-LFCSP-WQ (5x5)
ADP1829ACPZ-R7 FAQ
1.How can I place an order for ADP1829ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP1829ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP1829ACPZ-R7 reliable?
The price and inventory of ADP1829ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP1829ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP1829ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP1829ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP1829ACPZ-R7?
ADP1829ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP1829ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP1829ACPZ-R7?
For technical support, including ADP1829ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP1829ACPZ-R7 requirements.
6.How does Aetrix verify that ADP1829ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP1829ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP1829ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP1829ACPZ-R7?
All ADP1829ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP1829ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP1829ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADP1829ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP1829ACPZ-R7 Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

