Analog Devices Inc. ADP1870ACPZ-0.3-R7
- Part No.:
- ADP1870ACPZ-0.3-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 10-VFDFN Exposed Pad, CSP
- Datasheet:
-
ADP1870ACPZ-0.3-R7.pdf
- Description:
- IC REG CTRLR BUCK 10LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:1,117
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP1870ACPZ-0.3-R7 from Analog Devices is a synchronous buck controller implementing constant on-time and valley current-mode control for high-efficiency DC/DC conversion. It supports 2.95 V to 20 V input, delivers output down to 0.6 V with ±1.0% reference accuracy, operates at 300 kHz, and drives all-N-channel MOSFET power stages without external current-sense resistors. It is used in telecom POL supplies and DSP core power rails.
For engineers reviewing the ADP1870ACPZ-0.3-R7 datasheet, ADP1870ACPZ-0.3-R7 pinout, ADP1870ACPZ-0.3-R7 application, or ADP1870ACPZ-0.3-R7 equivalent, key selection criteria include its 300 kHz switching frequency, valley current-limit architecture, integrated bootstrap diode, thermal shutdown threshold of 155°C, and compatibility with precharged load startup.
Technical Context
The ADP1870ACPZ-0.3-R7 uses a pseudo-fixed-frequency constant on-time control scheme with valley current sensing to maintain stability across wide duty-cycle ranges. Its architecture enables optimal transient response and low-duty-cycle operation down to 0.6 V output while eliminating the need for an external current-sense resistor.
It integrates a 5 V internal LDO (VREG) for gate driver biasing, features precision enable logic with 245–330 mV threshold, and includes hiccup-mode short-circuit protection and thermal shutdown at 155°C with 15°C hysteresis. The device starts into precharged loads and supports resistor-programmable current-sense gain via the DRVL pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.95 V to 20 V - supports wide-input industrial and telecom power rails without external regulators. |
| Switching Frequency | 300 kHz - balances efficiency, size, and EMI for mid-power POL applications. |
| Output Voltage Accuracy | ±1.0% at 0.6 V reference - ensures tight regulation for sensitive DSP/FPGA cores. |
| Current-Sense Architecture | Valley current mode with no external sense resistor - reduces BOM cost and PCB area, improves light-load accuracy. |
| Integrated Bootstrap Diode | Yes - eliminates external Schottky diode requirement, simplifies high-side gate drive design. |
| Thermal Shutdown | 155°C with 15°C hysteresis - provides robust overtemperature protection during sustained overload. |
| Soft Start Period | 3.0 ms - limits inrush current and prevents reverse current flow during startup into precharged outputs. |
Pinout & Package
ADP1870ACPZ-0.3-R7 is housed in a 10-lead LFCSP package (3 mm × 3 mm, 0.8 mm height) with exposed pad thermally connected to GND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | High-side MOSFET drain connection | Primary input power rail node; must be decoupled near IC with ≥22 µF ceramic capacitor. |
| COMP/EN | Error amplifier output / enable input | Pull <285 mV to disable; releases to enable; also serves as loop compensation node. |
| FB | Feedback voltage sense input | Connects to resistor divider from VOUT; sets regulated output via 0.6 V internal reference. |
| GND | Analog ground reference | Reference for error amplifier and analog circuitry; separate from PGND to minimize noise coupling. |
| VREG | Internal 5 V LDO output | Bias supply for gate drivers and internal logic; must be bypassed with 1 µF to PGND + 0.22 µF to GND. |
| DRVL | Low-side MOSFET gate driver / current-sense gain select | Drives N-channel lower FET; resistor to PGND programs current-sense gain (e.g., 47 kΩ = 3 V/V). |
| PGND | Power ground return | Return path for low-side driver and source of lower MOSFET; connects to power plane under exposed pad. |
| DRVH | High-side MOSFET gate driver | Drives N-channel upper FET; requires BST-to-SW capacitor for bootstrap operation. |
| SW | Switch node | Connection point between high- and low-side MOSFETs; critical for layout to minimize ringing and EMI. |
| BST | Bootstrap capacitor connection | Connected to SW via capacitor; powers high-side driver; internal diode charges BST from VREG. |
Key Features
| Feature | Design Value |
|---|---|
| Constant on-time + valley current mode | Enables fast transient response and stable operation at ultra-low duty cycles (e.g., 0.6 V out from 12 V in). |
| Resistor-programmable current-sense gain | Supports precise current limiting across varied MOSFET RDS(on) values without changing sense resistor. |
| Integrated bootstrap diode | Reduces external component count and layout complexity while maintaining reliable high-side drive. |
| Start-up into precharged output | Prevents reverse current flow and enables safe hot-plug operation in modular power systems. |
| Thermal overload and short-circuit protection | Hiccup-mode current limiting and 155°C thermal shutdown ensure robust fault recovery without latch-up. |
Applications
| Telecom POL Supply | DSP Core Power |
|---|---|
Use Scenario: Point-of-load regulation in 48 V telecom rectifier systems stepping down to 1.8 V or 0.8 V for baseband processors. IC Role / Device Role / Timing Role: Synchronous buck controller managing high-current, low-voltage delivery with tight transient response. Use Value: 300 kHz switching enables compact magnetics while valley current sensing maintains accuracy across load steps up to 10 A. | Use Scenario: Powering multi-core digital signal processors requiring sub-1 V rails with ±1% tolerance and fast load-step response. IC Role / Device Role / Timing Role: Primary voltage regulator IC controlling all-N-channel MOSFET stage for minimal conduction loss. Use Value: 0.6 V reference with ±1.0% accuracy over −40°C to +125°C ensures compliance with DSP core VDD specifications. |
| Mid-Range Server VRM | Set-Top Box SoC Supply |
Use Scenario: Secondary regulation stage in server motherboard VRMs delivering 5 V or 7 V from 12 V intermediate bus. IC Role / Device Role / Timing Role: Constant on-time buck controller providing stable output under dynamic CPU load transients. Use Value: 2.95–20 V input range accommodates variable intermediate bus voltages; soft-start prevents inrush into bulk capacitance. | Use Scenario: Power management for multimedia SoCs in consumer set-top boxes requiring efficient 1.2 V and 3.3 V rails. IC Role / Device Role / Timing Role: High-efficiency synchronous controller enabling >90% peak efficiency at light loads. Use Value: Integrated VREG and bootstrap diode reduce external parts count, lowering BOM cost and board space. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54332DR | Fixed-frequency current-mode PWM (not constant on-time); requires external current-sense resistor; 3.5–28 V input. | Less suitable for ultra-low duty-cycle operation (<0.1); higher BOM count due to sense resistor and external bootstrap diode. | Choose when fixed-frequency EMI control is prioritized over transient response and minimum component count. |
| ISL85415IRZ-T7A | Integrated FET buck regulator (not controller); 3–18 V input; 0.6–5.5 V adjustable output; 1.5 MHz max frequency. | Eliminates external MOSFETs but lacks flexibility for high-current or custom thermal designs; no valley current sensing. | Choose for simplified design with ≤5 A output where integration outweighs programmability and efficiency at light loads. |
Compared with TPS54332DR and ISL85415IRZ-T7A, ADP1870ACPZ-0.3-R7 offers superior transient response via constant on-time control, eliminates current-sense resistor losses, and supports precharged startup-critical for telecom and server applications demanding reliability and efficiency across wide load and temperature ranges.
Availability
ADP1870ACPZ-0.3-R7 is available at Aetrix Electronics and suitable for telecom POL supplies, DSP core power rails, and mid-range server VRMs requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADP1870ACPZ-0.3-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADP1870ACPZ-0.3-R7 belongs to Analog Devices' high-efficiency synchronous buck controller product line, designed specifically for demanding point-of-load applications requiring fast transient response, wide input range, and robust protection features.
FAQ
What is the switching frequency of the ADP1870ACPZ-0.3-R7?
The ADP1870ACPZ-0.3-R7 is factory-configured for 300 kHz nominal switching frequency. This value is fixed by internal timing circuitry and remains stable across input voltage (2.95 V to 20 V), load (10 mA to 15 A), and temperature (−40°C to +125°C), with typical variation within ±10% under full operating conditions as confirmed in Figures 23–28 of the Rev. B datasheet.
Does the ADP1870ACPZ-0.3-R7 require an external current-sense resistor?
No, the ADP1870ACPZ-0.3-R7 does not require an external current-sense resistor. It implements valley current-mode sensing using the low-side MOSFET's RDS(on) as the current-sense element, with gain programmable via a resistor from DRVL to PGND (e.g., 47 kΩ yields 3 V/V gain). This eliminates power loss and board space associated with discrete sense resistors.
Can the ADP1870ACPZ-0.3-R7 start up into a precharged output?
Yes, the ADP1870ACPZ-0.3-R7 supports startup into a precharged output. Its internal circuitry prevents reverse current flow during soft start by disabling the high-side driver until the feedback loop stabilizes, as detailed in the "Startup" section (Page 19) and Figure 58 of the Rev. B datasheet. This feature is essential for hot-swap and modular power systems.
What is the purpose of the VREG pin on the ADP1870ACPZ-0.3-R7?
The VREG pin on the ADP1870ACPZ-0.3-R7 outputs a regulated 5 V (±10%) bias supply generated by an internal LDO. It powers the gate drivers (DRVH and DRVL), internal logic, and error amplifier. Per datasheet recommendations (Page 6, Table 4), it must be bypassed with a 1 µF capacitor to PGND and a 0.22 µF capacitor to GND-and must not be externally loaded beyond 100 mA.
How is thermal protection implemented in the ADP1870ACPZ-0.3-R7?
The ADP1870ACPZ-0.3-R7 implements thermal protection via a dedicated thermal shutdown circuit that triggers at 155°C junction temperature with 15°C hysteresis (Page 4, Table 1). When exceeded, the controller halts switching and enters hiccup mode-cycling on/off until temperature falls below 140°C. This protects against sustained overload or inadequate heatsinking without requiring external components.
ADP1870ACPZ-0.3-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 2.95V ~ 20V
- Frequency - Switching:
- 300kHz
- Duty Cycle (Max):
- 84%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-LFCSP-WD (3x3)
ADP1870ACPZ-0.3-R7 FAQ
1.How can I place an order for ADP1870ACPZ-0.3-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP1870ACPZ-0.3-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP1870ACPZ-0.3-R7 reliable?
The price and inventory of ADP1870ACPZ-0.3-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP1870ACPZ-0.3-R7 is usually 5 days.
3.What payment methods are accepted for ADP1870ACPZ-0.3-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP1870ACPZ-0.3-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP1870ACPZ-0.3-R7?
ADP1870ACPZ-0.3-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP1870ACPZ-0.3-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP1870ACPZ-0.3-R7?
For technical support, including ADP1870ACPZ-0.3-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP1870ACPZ-0.3-R7 requirements.
6.How does Aetrix verify that ADP1870ACPZ-0.3-R7 is sourced from the original manufacturer or authorized distributors?
All ADP1870ACPZ-0.3-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP1870ACPZ-0.3-R7 meets industry standards.
7.What is the process for return or replacement of ADP1870ACPZ-0.3-R7?
All ADP1870ACPZ-0.3-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP1870ACPZ-0.3-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP1870ACPZ-0.3-R7 part is unused and in its original packaging.
Return procedure for ADP1870ACPZ-0.3-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP1870ACPZ-0.3-R7 Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

