Analog Devices Inc. ADP1872ARMZ-0.6-R7
- Part No.:
- ADP1872ARMZ-0.6-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
ADP1872ARMZ-0.6-R7.pdf
- Description:
- IC REG CTRLR BUCK 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,904
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP1872ARMZ-0.6-R7 from Analog Devices is a synchronous current-mode PWM buck controller with constant on-time architecture, designed for high-efficiency DC/DC conversion in N-channel MOSFET-based power stages. It delivers 0.6 V reference accuracy (±1.0%), supports 600 kHz switching frequency, operates from 2.75 V to 20 V input, and regulates output down to 0.6 V - ideal for DSP core supplies and telecom point-of-load applications.
For engineers reviewing the ADP1872ARMZ-0.6-R7 datasheet, ADP1872ARMZ-0.6-R7 pinout, ADP1872ARMZ-0.6-R7 application, or ADP1872ARMZ-0.6-R7 equivalent, this controller offers valley current-mode control, integrated bootstrap diode, resistor-programmable current-sense gain, thermal overload protection, and precharged-load startup capability - critical for stable low-voltage, high-current regulation in space-constrained industrial and networking systems.
Technical Context
The ADP1872ARMZ-0.6-R7 implements a pseudo-fixed-frequency, constant on-time valley current-mode control scheme optimized for low-duty-cycle operation and fast transient response. Its architecture eliminates the need for an external current-sense resistor and enables precise current limiting via DRVL-connected programming resistors (e.g., 47 kΩ for 3.0 V/V gain).
It integrates high- and low-side gate drivers with sub-3 Ω source/sink resistance, internal bootstrap rectifier, precision enable threshold (235–330 mV), and soft-start period of 3.0 ms. The IC operates across −40°C to +125°C junction temperature and uses a 10-lead MSOP package with separate analog (GND) and power (PGND) ground pins to minimize noise coupling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 600 kHz - fixed nominal frequency enabling compact magnetics and predictable EMI profile. |
| Reference Voltage | 0.6 V ±1.0% - enables accurate regulation of low-output voltages such as 0.8 V, 1.2 V, or 1.8 V with minimal feedback divider error. |
| Input Voltage Range | 2.75 V to 20 V - supports wide-range inputs including 3.3 V, 5 V, 12 V, and 15 V rails without external regulators. |
| Current-Sense Gain | Programmable (e.g., 3.0 V/V with 47 kΩ) - allows optimization of current-limit threshold and loop stability across MOSFET RDS(on) variations. |
| Shutdown Current | 140 µA - ensures ultra-low quiescent power during system sleep or standby modes. |
| Operating Temperature | −40°C to +125°C - qualified for industrial and telecom environments with extended thermal margins. |
| Package | 10-Lead MSOP - surface-mount footprint compatible with automated assembly and thermally enhanced PCB layouts. |
Pinout & Package
ADP1872ARMZ-0.6-R7 is housed in a 10-lead MSOP package with exposed pad for thermal performance. Pin assignments are validated per Analog Devices Rev. B datasheet Figure 3 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | High-side power input | Connects to drain of upper N-MOSFET; accepts up to 20 V, decoupled via CIN to PGND. |
| COMP/EN | Error amplifier output / enable input | Drives compensation network; <285 mV disables IC; open-drain compatible with logic-level sequencing. |
| FB | Feedback node | Non-inverting input of error amp; connects to resistor divider from VOUT to set regulated output voltage. |
| GND | Analog ground reference | Low-noise return for FB, COMP, and internal bias circuits; must be isolated from PGND plane. |
| VDD | Bias supply input | 2.75–5.5 V supply for logic and gate drivers; requires 1 µF bypass to PGND and 0.1 µF to GND. |
| DRVL | Lower-side gate driver output / current-sense gain setting | Drives N-MOSFET source; resistor from DRVL to PGND sets current-sense amplifier gain (e.g., 47 kΩ = 3.0 V/V). |
| PGND | Power ground | Return path for lower MOSFET, DRVH, DRVL, and SW node; ties to power plane under IC for low-inductance layout. |
| DRVH | Upper-side gate driver output | Drives N-MOSFET gate; bootstrapped from BST–SW; capable of 1.5 A peak sink/source with <30 ns rise/fall times. |
| SW | Switch node | Connection between upper and lower MOSFETs; high dv/dt node requiring tight layout and low-ESR output capacitor placement. |
| BST | Bootstrap supply | Internal diode connects VDD to BST; external capacitor (BST to SW) provides floating supply for high-side driver. |
Key Features
| Feature | Design Value |
|---|---|
| Valley current-mode control | Enables stable operation at low duty cycles (<10%) and improves light-load transient response without slope compensation. |
| Integrated bootstrap diode | Eliminates external Schottky diode in most designs, reducing BOM count and layout area while maintaining robust high-side drive. |
| Resistor-programmable current-sense gain | Allows precise current limit tuning (e.g., 3.0–26 V/V) to match MOSFET RDS(on), improving overcurrent protection accuracy. |
| Start-up into precharged output | Prevents reverse current flow during soft start when VOUT is already biased, essential for hot-swap and multi-rail sequencing. |
| Thermal shutdown with hiccup mode | Triggers at 155°C with 15°C hysteresis and enters 6 ms hiccup cycle to protect MOSFETs and inductor during sustained overload. |
Applications
| Telecom Point-of-Load Supply | DSP Core Power |
|---|---|
Use Scenario: Regulating 1.2 V or 1.8 V for FPGA or ASIC cores in 48 V telecom line cards with strict efficiency and thermal requirements. IC Role / Device Role / Timing Role: Primary synchronous buck controller managing high-current, low-voltage rail with fast load-step response. Use Value: 95% peak efficiency at 1.8 V/5 A (Figure 5), 600 kHz switching enables small 1.2 µH inductors and reduces output capacitance needs. |
Use Scenario: Powering TMS320C6000-series DSP cores requiring tightly regulated 1.0–1.4 V supplies with <±1% tolerance. IC Role / Device Role / Timing Role: Precision voltage regulator using 0.6 V reference and valley current sensing for dynamic current monitoring. Use Value: ±1.0% reference accuracy and −40°C to +125°C operation ensure stable core voltage across environmental extremes. |
| Mid-Range Server VRM | Set-Top Box SoC Supply |
Use Scenario: Generating 0.85 V or 0.9 V for server CPU I/O or memory interface rails where low dropout and high PSRR matter. IC Role / Device Role / Timing Role: Secondary buck controller in multi-phase or discrete VRM architecture with independent loop control. Use Value: Minimum on-time of 82 ns (VIN = 20 V) supports high input-to-output ratios while maintaining regulation stability. |
Use Scenario: Delivering 3.3 V or 5 V to multimedia SoCs in consumer STBs with cost-sensitive BOM and thermal constraints. IC Role / Device Role / Timing Role: Main DC/DC controller driving dual N-MOSFET stage with integrated bootstrap and no external sense resistor. Use Value: 140 µA shutdown current and PSM-compatible design (shared with ADP1873) reduce standby power in always-on devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP1873ARMZ-0.6-R7 | Includes Power Saving Mode (PSM) for pulse-skipping at light loads; identical pinout, frequency, and reference specs. | Preferred for battery-backed or energy-sensitive systems requiring >90% efficiency below 100 mA load. | Select ADP1873ARMZ-0.6-R7 if PSM functionality is required; otherwise ADP1872ARMZ-0.6-R7 offers simpler control and marginally lower quiescent current in forced-PWM mode. |
| LM5116PWPR | Wide-input (6–100 V), current-mode controller with external high-side driver; no integrated bootstrap diode or 0.6 V reference. | Suitable for higher-input industrial or automotive applications where VIN exceeds 20 V. | Choose LM5116PWPR only when input voltage exceeds 20 V or when external high-side driver flexibility is needed; not drop-in compatible. |
Compared with ADP1873ARMZ-0.6-R7, the ADP1872ARMZ-0.6-R7 lacks PSM but offers tighter control loop consistency under PWM-only operation; versus LM5116PWPR, it trades input voltage range for integration, reduced component count, and superior low-VOUT accuracy - making it optimal for sub-20 V, high-precision point-of-load designs.
Availability
ADP1872ARMZ-0.6-R7 is available at Aetrix Electronics and suitable for telecom infrastructure, DSP power management, and set-top box SoC supply applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADP1872ARMZ-0.6-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADP1872/ADP1873 product line was engineered for high-efficiency, low-voltage DC/DC conversion in space-constrained telecom, server, and consumer electronics - emphasizing precision regulation, thermal resilience, and simplified layout through integrated features like bootstrap diodes and programmable current sensing.
FAQ
What is the switching frequency of the ADP1872ARMZ-0.6-R7?
The ADP1872ARMZ-0.6-R7 is factory-configured for a nominal 600 kHz switching frequency, as indicated by the "-0.6" suffix. This frequency is pseudo-fixed and remains stable across line, load, and temperature variations - verified in Figures 23 and 28 of the Rev. B datasheet - enabling predictable filter design and EMI filtering.
Does the ADP1872ARMZ-0.6-R7 support precharged output startup?
Yes, the ADP1872ARMZ-0.6-R7 supports startup into a precharged output via its reverse-current protection circuitry during soft start. This prevents inrush current and potential damage when VOUT is already biased - a key requirement in hot-swap and multi-rail power systems where sequencing is critical.
What is the purpose of the DRVL pin on the ADP1872ARMZ-0.6-R7?
The DRVL pin on the ADP1872ARMZ-0.6-R7 serves two functions: it drives the gate of the lower-side N-channel MOSFET, and it sets the current-sense amplifier gain via an external resistor to PGND. For example, a 47 kΩ resistor yields 3.0 V/V gain - directly scaling the sensed current for accurate overcurrent protection and loop compensation.
Can the ADP1872ARMZ-0.6-R7 operate with a 3.3 V bias supply?
Yes, the ADP1872ARMZ-0.6-R7 accepts a VDD bias supply from 2.75 V to 5.5 V, fully covering 3.3 V operation. At 3.3 V, gate drive strength remains sufficient for most N-MOSFETs, and all specifications - including 0.6 V reference accuracy and 140 µA shutdown current - are guaranteed across the full temperature range.
How does the ADP1872ARMZ-0.6-R7 differ from the ADP1873ARMZ-0.6-R7?
The ADP1872ARMZ-0.6-R7 and ADP1873ARMZ-0.6-R7 share identical pinout, frequency, reference, and protection features - but the ADP1873ARMZ-0.6-R7 adds Power Saving Mode (PSM) for pulse-skipping at light loads. The ADP1872ARMZ-0.6-R7 operates exclusively in forced-PWM mode, offering more deterministic timing and slightly lower quiescent current in that regime.
ADP1872ARMZ-0.6-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 2.75V ~ 20V
- Frequency - Switching:
- 600kHz
- Duty Cycle (Max):
- 65%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP
ADP1872ARMZ-0.6-R7 FAQ
1.How can I place an order for ADP1872ARMZ-0.6-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP1872ARMZ-0.6-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP1872ARMZ-0.6-R7 reliable?
The price and inventory of ADP1872ARMZ-0.6-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP1872ARMZ-0.6-R7 is usually 5 days.
3.What payment methods are accepted for ADP1872ARMZ-0.6-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP1872ARMZ-0.6-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP1872ARMZ-0.6-R7?
ADP1872ARMZ-0.6-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP1872ARMZ-0.6-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP1872ARMZ-0.6-R7?
For technical support, including ADP1872ARMZ-0.6-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP1872ARMZ-0.6-R7 requirements.
6.How does Aetrix verify that ADP1872ARMZ-0.6-R7 is sourced from the original manufacturer or authorized distributors?
All ADP1872ARMZ-0.6-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP1872ARMZ-0.6-R7 meets industry standards.
7.What is the process for return or replacement of ADP1872ARMZ-0.6-R7?
All ADP1872ARMZ-0.6-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP1872ARMZ-0.6-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP1872ARMZ-0.6-R7 part is unused and in its original packaging.
Return procedure for ADP1872ARMZ-0.6-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP1872ARMZ-0.6-R7 Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

