Analog Devices Inc. ADP1874ARQZ-0.3-R7
- Part No.:
- ADP1874ARQZ-0.3-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ADP1874ARQZ-0.3-R7.pdf
- Description:
- IC REG CTRLR BUCK 16QSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,849
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP1874ARQZ-0.3-R7 from Analog Devices is a synchronous buck controller implementing constant on-time and valley current mode control for high-efficiency DC/DC conversion. It operates from 2.95 V to 20 V input, delivers 0.6 V output with ±1.0% reference accuracy, supports all-N-channel MOSFET power stages, and features integrated bootstrap diode and internal 5 V LDO bias regulator-used in telecom server core supplies requiring tight regulation and fast transient response.
For engineers reviewing the ADP1874ARQZ-0.3-R7 datasheet, ADP1874ARQZ-0.3-R7 pinout, ADP1874ARQZ-0.3-R7 application, or ADP1874ARQZ-0.3-R7 equivalent, key selection considerations include its 300 kHz switching frequency, valley current sensing without external sense resistor, precision enable threshold (570–680 mV), thermal shutdown at 155°C, and QSOP-16 package compatibility with high-density PCB layouts.
Technical Context
The ADP1874ARQZ-0.3-R7 uses a pseudo-fixed-frequency constant on-time architecture combined with valley current-mode control to achieve optimal stability and transient response at low duty cycles. Its current-sense gain is programmable via external RES resistor (e.g., 47 kΩ yields 3.0 V/V gain), and it integrates a 5 V internal LDO (VREG) with 104°C/W θJA for gate driver biasing.
It enables start-up into precharged outputs via soft-start capacitor programming (10 nF/ms), provides open-drain PGOOD with internal pull-up, and implements hiccup-mode short-circuit protection with 6 ms timing. The controller supports voltage tracking and operates across −40°C to +125°C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.95 V to 20 V - supports wide-input industrial and telecom rails without external regulators. |
| Switching Frequency | 300 kHz - fixed nominal frequency enabling predictable EMI filtering and inductor sizing. |
| Reference Voltage | 0.6 V ±1.0% - enables precise low-voltage core supply regulation down to sub-1 V with minimal drift over temperature. |
| Current Sense | No external sense resistor required - valley current sensing via DRVL pin reduces BOM count and power loss. |
| VREG Output | 5 V ±0.2 V (typical) - powers high-side and low-side drivers; dropout ≤415 mV at 100 mA ensures robust gate drive under load. |
| Thermal Shutdown | 155°C with 15°C hysteresis - protects against sustained overload while allowing recovery after cooling. |
| Enable Threshold | 570–680 mV logic-high with 31 mV hysteresis - enables clean, noise-immune power sequencing in multi-rail systems. |
Pinout & Package
ADP1874ARQZ-0.3-R7 is housed in a 16-lead QSOP package (3.9 mm × 4.9 mm, 1.0 mm height), optimized for thermal performance and high-density layout. Pin pitch is 0.65 mm, and PGND/GND separation supports clean analog/digital grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | High-side input supply | Connects to drain of upper N-MOSFET; withstands up to 28 V absolute max. |
| COMP | Error amplifier output | Interface for Type II/III compensation network to stabilize loop dynamics. |
| EN | Standalone enable input | Logic-controlled startup; pulls low to disable; no external pull-down needed. |
| FB | Feedback node | Monitors output via resistor divider; 0.6 V reference sets regulated VOUT. |
| BST | Bootstrap supply | Charges boot capacitor for high-side gate drive; includes integrated rectifier diode. |
| SW | Switch node | Connection point between high- and low-side FETs; critical for layout EMI control. |
| DRVH | High-side gate driver | Drives upper N-MOSFET gate; 2.25 Ω source / 0.7 Ω sink resistance ensures fast edge rates. |
| DRVL | Low-side gate driver & current sense | Drives lower N-MOSFET and serves as current-sense amplifier input (no shunt required). |
| PGND | Power ground | Return path for low-side FET and gate drivers; must be separate from analog GND. |
| GND | Analog ground | Reference for FB, COMP, RES, SS; requires dedicated low-noise ground plane. |
| RES | Current gain programming | Resistor to GND sets current-sense gain (e.g., 47 kΩ → 3.0 V/V) for accurate current limit. |
| PGOOD | Open-drain status output | Sinks current when FB out-of-regulation or thermal fault occurs; requires external pull-up to VREG. |
| VREG | Internal LDO output | 5 V bias for drivers; bypassed with 1 µF to PGND and 0.1 µF to GND. |
| VREG_IN | LDO input | Tied directly to VREG pin; not externally connected. |
| SS | Soft-start timing | Capacitor to GND sets ramp time (10 nF = 1 ms); prevents inrush and reverse current. |
| TRACK | Voltage tracking input | Enables coordinated power-up with master rail; offset = VFB − VTRACK = 63 mV. |
Key Features
| Feature | Design Value |
|---|---|
| Valley current mode control | Enables stable operation at ultra-low duty cycles (e.g., 0.8 V out from 16.5 V in) without sub-harmonic oscillation. |
| Integrated bootstrap diode | Eliminates external Schottky diode in most designs, reducing component count and board area. |
| Start-up into precharged output | Prevents reverse current flow during hot-insertion or system wake-up from sleep states. |
| Resistor-programmable current limit | Allows precise overcurrent protection tuning (±1% resistor) without changing IC or layout. |
| Thermal overload & short-circuit protection | Hiccup-mode shutdown (6 ms off-time) limits average power dissipation during fault conditions. |
Applications
| Telecom Core Supply | Server DDR Memory Rail |
|---|---|
Use Scenario: Regulating 0.8 V or 1.2 V for FPGA or ASIC cores in 48 V intermediate bus telecom systems. IC Role / Device Role / Timing Role: Primary synchronous buck controller managing high-current, low-voltage conversion with fast load-step response. Use Value: Achieves >90% efficiency at 12 A load (VOUT = 0.8 V, VIN = 13 V) with 300 kHz switching, minimizing thermal stress in compact modules. | Use Scenario: Powering DDR4/DDR5 memory VDDQ rails requiring tight voltage tolerance and dynamic current delivery. IC Role / Device Role / Timing Role: Constant on-time valley current controller ensuring stable regulation during rapid memory access bursts. Use Value: ±1.0% reference accuracy and −40°C to +125°C operation guarantee compliance with JEDEC DDR voltage specs across environmental extremes. |
| Set-Top Box SoC Power | DSP Processor Core Supply |
Use Scenario: Delivering 1.0 V or 1.1 V to multimedia SoCs in consumer set-top boxes with variable processing loads. IC Role / Device Role / Timing Role: Synchronous buck controller with programmable soft-start and tracking for clean multi-rail sequencing. Use Value: TRACK pin enables synchronized ramp-up with I/O supply, preventing latch-up during power-on reset sequences. | Use Scenario: Generating 1.8 V core voltage for high-performance DSPs in industrial motor control or audio processing units. IC Role / Device Role / Timing Role: Valley current-mode controller providing low-noise, high-PSRR regulation for sensitive analog signal paths. Use Value: Integrated 5 V LDO (VREG) eliminates need for external bias supply, simplifying BOM and improving PSRR above 100 kHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5116PWPR | Wide-input (3 V to 100 V), current-mode controller with adjustable slope compensation; no integrated bootstrap diode. | Targeted at higher-VIN industrial/motor drives; lacks valley current sensing and precharge-start capability. | Select LM5116PWPR only when input exceeds 20 V or when external high-voltage gate drive is required. |
| TPS40200DGQR | Voltage-mode controller with 4.5–28 V input; requires external current-sense resistor; no integrated VREG or bootstrap diode. | Suited for cost-sensitive, non-precharged applications where layout simplicity outweighs efficiency optimization. | Choose TPS40200DGQR if BOM cost is prioritized over efficiency, thermal performance, or sequencing flexibility. |
Compared with LM5116PWPR and TPS40200DGQR, ADP1874ARQZ-0.3-R7 delivers superior light-load efficiency via valley current sensing, eliminates two external components (bootstrap diode and sense resistor), and enables reliable hot-plug operation-making it optimal for space-constrained, high-reliability telecom and server applications.
Availability
ADP1874ARQZ-0.3-R7 is available at Aetrix Electronics and suitable for telecom infrastructure, server power management, and embedded DSP systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADP1874ARQZ-0.3-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADP1874/ADP1875 product line was engineered for high-efficiency, high-density DC/DC conversion in telecom and computing applications-emphasizing valley current control, integrated biasing, and robust fault protection.
FAQ
What is the switching frequency of the ADP1874ARQZ-0.3-R7?
The ADP1874ARQZ-0.3-R7 is factory-configured for a nominal 300 kHz switching frequency. This value remains stable across load and input voltage variations, with typical deviation within ±10% under full operating conditions (−40°C to +125°C, VIN = 2.95 V to 20 V). Frequency is not user-adjustable but is selected at manufacture via internal trimming.
Does the ADP1874ARQZ-0.3-R7 require an external current-sense resistor?
No, the ADP1874ARQZ-0.3-R7 does not require an external current-sense resistor. It implements valley current sensing using the low-side MOSFET's RDS(on) as the sense element, with gain programmable via the RES pin (e.g., 47 kΩ sets 3.0 V/V gain). This eliminates power loss and board space associated with shunt resistors.
Can the ADP1874ARQZ-0.3-R7 start up into a precharged output?
Yes, the ADP1874ARQZ-0.3-R7 supports start-up into a precharged output. Its valley current-mode architecture and dedicated soft-start circuitry prevent reverse current flow by disabling the high-side FET until the feedback voltage rises above the 0.6 V reference, ensuring safe hot-plug operation in modular power systems.
What is the purpose of the TRACK pin on the ADP1874ARQZ-0.3-R7?
The TRACK pin on the ADP1874ARQZ-0.3-R7 enables voltage tracking for coordinated power sequencing. When a master supply voltage is applied to TRACK, the ADP1874ARQZ-0.3-R7 regulates its output to follow that voltage with a fixed 63 mV offset (VFB − VTRACK). This ensures controlled ramp-up relative to I/O or auxiliary rails, preventing latch-up in multi-supply SoCs.
Is the ADP1874ARQZ-0.3-R7 pin-compatible with other members of the ADP1874/ADP1875 family?
Yes, the ADP1874ARQZ-0.3-R7 shares identical pinout and package (16-lead QSOP) with all ADP1874/ADP1875 variants, including ADP1874ARQZ-0.6-R7 and ADP1874ARQZ-1.0-R7. Frequency selection is internal and does not affect pin function, enabling drop-in replacement across 300 kHz, 600 kHz, and 1.0 MHz versions for design reuse.
ADP1874ARQZ-0.3-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 2.95V ~ 20V
- Frequency - Switching:
- 300kHz
- Duty Cycle (Max):
- 84%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable, Power Good, Soft Start, Tracking
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
ADP1874ARQZ-0.3-R7 FAQ
1.How can I place an order for ADP1874ARQZ-0.3-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP1874ARQZ-0.3-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP1874ARQZ-0.3-R7 reliable?
The price and inventory of ADP1874ARQZ-0.3-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP1874ARQZ-0.3-R7 is usually 5 days.
3.What payment methods are accepted for ADP1874ARQZ-0.3-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP1874ARQZ-0.3-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP1874ARQZ-0.3-R7?
ADP1874ARQZ-0.3-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP1874ARQZ-0.3-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP1874ARQZ-0.3-R7?
For technical support, including ADP1874ARQZ-0.3-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP1874ARQZ-0.3-R7 requirements.
6.How does Aetrix verify that ADP1874ARQZ-0.3-R7 is sourced from the original manufacturer or authorized distributors?
All ADP1874ARQZ-0.3-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP1874ARQZ-0.3-R7 meets industry standards.
7.What is the process for return or replacement of ADP1874ARQZ-0.3-R7?
All ADP1874ARQZ-0.3-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP1874ARQZ-0.3-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP1874ARQZ-0.3-R7 part is unused and in its original packaging.
Return procedure for ADP1874ARQZ-0.3-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP1874ARQZ-0.3-R7 Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

