My Inquiry
My Account
Analog Devices Inc. ADP1875ARQZ-1.0-R7
- Part No.:
- ADP1875ARQZ-1.0-R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
ADP1875ARQZ-1.0-R7.pdf
- Description:
- IC REG CTRLR BUCK 16QSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP1875ARQZ-1.0-R7 from Analog Devices is a synchronous buck controller implementing constant on-time and valley current mode control for high-efficiency DC/DC conversion. It operates from 3.25 V to 20 V input, delivers regulated output down to 0.6 V with ±1.0% reference accuracy, supports all-N-channel MOSFET power stages, and features power saving mode (PSM) for light-load efficiency. It targets DSP core supplies and telecom server power rails.
For engineers reviewing the ADP1875ARQZ-1.0-R7 datasheet, ADP1875ARQZ-1.0-R7 pinout, ADP1875ARQZ-1.0-R7 application, or ADP1875ARQZ-1.0-R7 equivalent, key selection criteria include its 1.0 MHz switching frequency, integrated bootstrap diode, PSM capability, valley current sensing without external sense resistor, and QSOP-16 thermal performance in −40°C to +125°C junction range.
Technical Context
The ADP1875ARQZ-1.0-R7 uses a pseudo-fixed-frequency constant on-time architecture combined with valley current-mode control to maintain stability and transient response across wide duty cycles. Its 1.0 MHz nominal switching frequency enables compact magnetics while supporting low-VOUT regulation via precise 0.6 V reference and tight FB voltage tolerance (±6 mV over −40°C to +125°C).
It integrates an internal 5 V LDO bias regulator (VREG), programmable soft start via external capacitor, standalone precision enable input with 630 mV threshold, and open-drain PGOOD with internal pull-up. The PSM mode enables pulse-skipping operation below ~200 mA load to improve light-load efficiency without compromising regulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 1.0 MHz - Enables use of sub-μH inductors and reduces output capacitance requirements for space-constrained applications. |
| Input Voltage Range | 3.25 V to 20 V - Supports single-rail operation from 5 V, 12 V, or 16.5 V intermediate bus systems. |
| Output Voltage Accuracy | ±1.0% at 25°C; ±1.2% over −40°C to +125°C - Ensures reliable core voltage regulation for DSPs and FPGAs. |
| Reference Voltage | 0.600 V ±6 mV - Matches standard I/O and core voltage requirements for modern processors. |
| Power Saving Mode | Enabled - Reduces quiescent current and improves efficiency below ~200 mA load without external control. |
| Integrated Bootstrap Diode | Yes - Eliminates need for external Schottky diode in most designs, simplifying layout and reducing BOM count. |
| Thermal Shutdown | 155°C with 15°C hysteresis - Protects against sustained overload or poor heatsinking in enclosed systems. |
Pinout & Package
ADP1875ARQZ-1.0-R7 is housed in a 16-lead QSOP package (5.3 mm × 10.2 mm, 1.0 mm height) with exposed pad for thermal enhancement. Pin pitch is 0.65 mm; recommended PCB footprint follows Analog Devices AN-1181 guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | High-side input supply | Connects to drain of upper N-MOSFET; accepts 3.25–20 V input with UVLO at 2.65 V. |
| COMP | Error amplifier output | Interface for Type II/III compensation network to stabilize loop response and optimize transient behavior. |
| EN | Enable control input | Logic-high threshold 630 mV ±31 mV; enables device when tied to VREG; disables when pulled ≤600 mV. |
| FB | Feedback node | Senses output voltage divider; regulates to 0.600 V ±6 mV; drives PGOOD and overvoltage protection. |
| BST | Bootstrap supply | Charges boot capacitor between BST and SW; internal diode eliminates need for external Schottky in most cases. |
| SW | Switch node | Connects to source of high-side MOSFET and drain of low-side MOSFET; critical for EMI and layout integrity. |
| DRVH | High-side gate driver | Drives gate of upper N-MOSFET; 0.7 Ω sink / 3.5 Ω source resistance; 25 ns rise / 11 ns fall time (4.3 nF load). |
| DRVL | Low-side gate driver | Drives gate of lower N-MOSFET; also serves as current-sense gain setting node; 0.7 Ω sink / 2.4 Ω source resistance. |
| RES | Current-sense gain select | Resistor from RES to PGND sets gain (22 kΩ → 6 V/V); enables accurate valley current limit without sense resistor. |
| PGOOD | Open-drain status output | Sinks current when FB < 568 mV or > 710 mV; requires 3 kΩ pull-up to VREG for active-high logic interface. |
| VREG | Internal LDO output | 5.0 V ±0.2 V regulated supply for internal circuitry and gate drivers; max 100 mA load; bypass with 1 µF + 0.1 µF. |
| SS | Soft-start timing | Capacitor from SS to GND sets ramp time (10 nF = 1 ms); prevents inrush current and enables reverse-current protection. |
| TRACK | Voltage tracking input | Enables sequencing with master rail; offset 63 mV below FB; leakage <50 nA allows high-impedance resistor biasing. |
| GND | Analog ground reference | Separate AGND plane for error amp, COMP, FB, EN; must be isolated from noisy PGND except at single-point star connection. |
| PGND | Power ground return | Return path for low-side driver, MOSFET sources, and high-current paths; connects to GND only at single point near IC. |
Key Features
| Feature | Design Value |
|---|---|
| No current-sense resistor required | Valley current sensing via DRVL pin and RES-programmable gain eliminates Rsense, reducing power loss and board area. |
| Power saving mode (PSM) | Pulse-skipping operation below ~200 mA maintains regulation while cutting quiescent current to 140–225 µA in shutdown. |
| Integrated bootstrap diode | Reduces external component count by eliminating discrete Schottky; supports high-side drive up to 20 V input with 4.4 V BST-SW swing. |
| Starts into precharged output | Soft-start circuitry prevents reverse current flow when VOUT is already present, enabling hot-swap and rail sequencing. |
| Standalone precision enable input | 630 mV threshold with 31 mV hysteresis allows direct connection to microcontroller GPIO or supervisor outputs without level-shifting. |
Applications
| Telecom Server Core Supply | DSP Processor Power Rail |
|---|---|
Use Scenario: Regulating 1.8 V core voltage for multi-core DSPs in 1U telecom servers with 12 V or 16.5 V intermediate bus. IC Role / Device Role / Timing Role: Synchronous buck controller managing high-current, fast-transient loads with valley current limiting and PSM for idle periods. Use Value: Achieves >90% efficiency at 12 A load (VIN=13 V, VOUT=1.8 V, fSW=1.0 MHz) while maintaining ±1.2% output accuracy over temperature. | Use Scenario: Providing stable 0.8 V supply to low-power DSP cores in set-top boxes with strict standby power budgets. IC Role / Device Role / Timing Role: High-frequency buck controller delivering tight regulation during burst-mode processing and deep-sleep states. Use Value: PSM reduces light-load quiescent current to <225 µA, enabling compliance with Energy Star Tier 2 standby requirements. |
| Mid-Range Networking Switch ASIC | FPGA I/O Bank Supply |
Use Scenario: Generating 1.2 V for switch ASIC I/O banks from 5.5 V or 12 V input in enterprise networking switches. IC Role / Device Role / Timing Role: Constant on-time controller ensuring rapid load-step response (<10 µs recovery) and minimal output droop. Use Value: 1.0 MHz switching allows use of 0.22 µH inductor (Würth 744303022), reducing solution size by 40% vs. 300 kHz designs. | Use Scenario: Powering 2.5 V or 3.3 V FPGA I/O banks requiring precise tracking and sequencing with core rails. IC Role / Device Role / Timing Role: Controller with TRACK pin enabling voltage ramp alignment within ±10 mV of master rail during power-up. Use Value: 63 mV FB-to-TRACK offset and <50 nA leakage support high-impedance resistor-based tracking without loading master supply. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54620RGYR | 600 kHz fixed frequency; no PSM; requires external current-sense resistor; 4.5–17 V input. | Lacks pulse-skipping; higher light-load current; less suitable for battery-backed or ultra-low-power standby modes. | Choose when design prioritizes cost over light-load efficiency and does not require PSM or resistorless current sensing. |
| ISL85415EVAL1Z | Integrated 5 A power stage; 1.2 MHz; no PSM; 3–18 V input; includes internal compensation. | Monolithic solution reduces external components but limits max output current and thermal headroom vs. controller+discrete MOSFET. | Prefer for rapid prototyping or low-current applications (<5 A) where board space is more critical than peak efficiency or thermal scalability. |
Compared with TPS54620RGYR and ISL85415EVAL1Z, ADP1875ARQZ-1.0-R7 offers superior light-load efficiency via PSM, eliminates sense-resistor losses, and supports higher current through discrete MOSFET selection-making it optimal for thermally constrained, high-performance telecom and server power rails.
Availability
ADP1875ARQZ-1.0-R7 is available at Aetrix Electronics and suitable for telecom infrastructure, DSP processor power, mid-range networking switches, and FPGA I/O bank supplies requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for ADP1875ARQZ-1.0-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADP1875ARQZ-1.0-R7 belongs to Analog Devices' high-efficiency synchronous buck controller product line, engineered for demanding DC/DC conversion in telecom, server, and DSP applications where transient response, light-load efficiency, and thermal robustness are critical.
FAQ
What is the switching frequency of the ADP1875ARQZ-1.0-R7?
The ADP1875ARQZ-1.0-R7 is factory-configured for a nominal 1.0 MHz switching frequency, with typical variation of ±10% across load, input voltage, and temperature. This frequency is fixed per part number variant and cannot be adjusted externally. The 1.0 MHz option enables compact magnetic design and fast transient response, especially beneficial in space-constrained telecom and server applications where the ADP1875ARQZ-1.0-R7 is commonly deployed.
Does the ADP1875ARQZ-1.0-R7 support power saving mode (PSM)?
Yes, the ADP1875ARQZ-1.0-R7 includes built-in power saving mode (PSM), which automatically engages pulse-skipping operation under light-load conditions to maintain regulation while minimizing quiescent current. This feature distinguishes it from the ADP1874 series and is confirmed in the General Description and ADP1875 Power Saving Mode section of the datasheet. PSM significantly improves system efficiency below ~200 mA, making ADP1875ARQZ-1.0-R7 ideal for applications with variable or bursty load profiles.
Can the ADP1875ARQZ-1.0-R7 operate with a precharged output voltage?
Yes, the ADP1875ARQZ-1.0-R7 supports startup into a precharged output via its dedicated soft-start circuitry and reverse-current protection logic. When the SS pin is held low during initial power-up, the controller inhibits high-side switching until the feedback voltage rises above the soft-start threshold, preventing reverse current flow from the output capacitor into the input. This capability is explicitly documented in the Startup and Soft Start sections and makes ADP1875ARQZ-1.0-R7 suitable for hot-swap and rail-sequencing applications.
What is the purpose of the RES pin on the ADP1875ARQZ-1.0-R7?
The RES pin on the ADP1875ARQZ-1.0-R7 sets the current-sense amplifier gain for valley current limiting, eliminating the need for an external current-sense resistor. A resistor connected from RES to PGND determines the gain: 22 kΩ yields 6 V/V, 47 kΩ yields 3 V/V, and no resistor yields 12 V/V. This programmability allows precise current-limit tuning across different MOSFET RDS(on) values and load requirements, directly enhancing overcurrent protection reliability in ADP1875ARQZ-1.0-R7-based designs.
Is the ADP1875ARQZ-1.0-R7 pin-compatible with other members of the ADP1874/ADP1875 family?
Yes, all ADP1874/ADP1875 variants-including ADP1875ARQZ-1.0-R7-are pin-compatible within the 16-lead QSOP package and share identical pinout, electrical characteristics, and functional block diagram. Differences are limited to factory-set switching frequency (300 kHz, 600 kHz, or 1.0 MHz) and presence of PSM (ADP1875 only). This allows drop-in replacement across frequency variants and simplifies design reuse, provided the target application's frequency and light-load efficiency requirements align with ADP1875ARQZ-1.0-R7's specifications.
ADP1875ARQZ-1.0-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 3.25V ~ 20V
- Frequency - Switching:
- 1MHz
- Duty Cycle (Max):
- 45%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- No
- Serial Interfaces:
- -
- Control Features:
- Enable, Power Good, Soft Start, Tracking
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QSOP
ADP1875ARQZ-1.0-R7 FAQ
1.How can I place an order for ADP1875ARQZ-1.0-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP1875ARQZ-1.0-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP1875ARQZ-1.0-R7 reliable?
The price and inventory of ADP1875ARQZ-1.0-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP1875ARQZ-1.0-R7 is usually 5 days.
3.What payment methods are accepted for ADP1875ARQZ-1.0-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP1875ARQZ-1.0-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP1875ARQZ-1.0-R7?
ADP1875ARQZ-1.0-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP1875ARQZ-1.0-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP1875ARQZ-1.0-R7?
For technical support, including ADP1875ARQZ-1.0-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP1875ARQZ-1.0-R7 requirements.
6.How does Aetrix verify that ADP1875ARQZ-1.0-R7 is sourced from the original manufacturer or authorized distributors?
All ADP1875ARQZ-1.0-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP1875ARQZ-1.0-R7 meets industry standards.
7.What is the process for return or replacement of ADP1875ARQZ-1.0-R7?
All ADP1875ARQZ-1.0-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP1875ARQZ-1.0-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP1875ARQZ-1.0-R7 part is unused and in its original packaging.
Return procedure for ADP1875ARQZ-1.0-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP1875ARQZ-1.0-R7 Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
