Analog Devices Inc. ADP2105ACPZ-1.2-R7
- Part No.:
- ADP2105ACPZ-1.2-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-WQFN Exposed Pad, CSP
- Datasheet:
-
ADP2105ACPZ-1.2-R7.pdf
- Description:
- IC REG BUCK 1.2V 1A 16LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,394
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2105ACPZ-1.2-R7 from Analog Devices is a 1 A, synchronous step-down DC-to-DC converter in a 4 mm × 4 mm LFCSP package, delivering fixed 1.2 V output from 2.7 V–5.5 V input, with 97% peak efficiency, 20 µA quiescent current, and 1.2 MHz switching frequency-designed for power management in battery-powered portable electronics.
For engineers reviewing the ADP2105ACPZ-1.2-R7 datasheet, ADP2105ACPZ-1.2-R7 pinout, ADP2105ACPZ-1.2-R7 application, or ADP2105ACPZ-1.2-R7 equivalent, key selection criteria include its 1.2 V preset output accuracy (±1%), ultralow shutdown current (0.1 µA), integrated P-channel high-side switch (190 mΩ typ), and seamless PWM/PFM mode transition for wide-load-efficiency optimization.
Technical Context
The ADP2105ACPZ-1.2-R7 employs a peak-current-mode, constant-frequency PWM architecture at medium-to-heavy loads (up to 1 A), with slope compensation and 110 ns minimum on-time for stable operation across input and load transients. Its control loop uses an internal 0.8 V reference and transconductance error amplifier (50 µA/V) with external COMP compensation.
Under light load, it automatically transitions to pulse-frequency modulation (PFM) mode-reducing switching frequency and quiescent current to 20 µA-while maintaining regulation. It supports 100% duty-cycle LDO-like operation near dropout and includes undervoltage lockout (2.4 V rising threshold) and thermal shutdown (140°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | Fixed 1.2 V ±1% over temperature and line/load (ensures stable core voltage for low-power MCUs and RF ICs) |
| Max Output Current | 1 A continuous (matches ADP2105 variant; enables single-rail supply for SoC subsystems or sensor hubs) |
| Input Voltage Range | 2.7 V to 5.5 V (supports single Li+/Li− polymer cell, dual alkaline/NiMH, or USB-powered systems) |
| Switching Frequency | 1.2 MHz ±167 kHz (enables compact 2.2 µH–3.3 µH inductors and ceramic output capacitors ≤10 µF) |
| Quiescent Current | 20 µA typical (extends battery life in always-on wearable or IoT edge nodes) |
| Shutdown Current | 0.1 µA max (minimizes leakage during system sleep; critical for >1-year coin-cell operation) |
| Efficiency Peak | 97% at 3.6 VIN/1.2 VOUT/500 mA (reduces thermal load in sealed enclosures and improves power density) |
Pinout & Package
ADP2105ACPZ-1.2-R7 uses a 16-lead, 4 mm × 4 mm LFCSP package with exposed thermal pad soldered to PCB ground plane. Pin functions are validated per Analog Devices Rev. E datasheet Figure 4 and Table 4.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 1) | Enable logic input | Active-high digital control; <0.4 V disables device and reduces IN current to 0.1 µA |
| IN (Pin 14) | Main power input | Supplies internal bias circuitry; bypassed with 0.1 µF to AGND; connected to PWIN1 via 10 Ω resistor |
| PWIN1/PWIN2 (Pins 9,13) | High-side switch source inputs | Direct connection to PFET source; each requires ≥4.7 µF ceramic capacitor to PGND for low-impedance power delivery |
| LX1/LX2 (Pins 10,12) | Switch node outputs | Drain terminals of integrated P-channel switch and N-channel synchronous rectifier; must be tied together and routed to LC filter |
| PGND (Pin 11) | Power ground return | Low-impedance return path for all input/output capacitors; connected to exposed pad |
| AGND (Pin 7) | Analog ground reference | Reference for FB, COMP, SS; must be star-connected near IC and tied to exposed pad |
| FB (Pin 16) | Feedback input | Internally regulated to 0.8 V; for fixed 1.2 V version, directly connected to output; no external divider needed |
| SS (Pin 6) | Soft-start timing node | Connect 1 nF capacitor to AGND for 1 ms soft-start; limits inrush current during power-up |
| COMP (Pin 5) | Loop compensation node | Output of transconductance error amplifier; requires RC network to AGND for stability (e.g., 10 kΩ + 1 nF) |
| GND (Pins 2,3,4,15) | Test pins | Not functional grounds; must be tied to AGND plane near IC per layout guidelines |
| NC (Pin 8) | No connect | Unbonded; may be left floating or tied to AGND-no electrical function |
Key Features
| Feature | Design Value |
|---|---|
| Integrated synchronous rectification | Eliminates external Schottky diode; reduces conduction loss and improves full-load efficiency by ~5–8% vs. asynchronous designs |
| Automatic PWM-to-PFM mode transition | Maintains >85% efficiency down to 1 mA load without manual mode control or external circuitry |
| 100% duty cycle LDO mode | Enables regulation when VIN drops within ~100 mV of VOUT-critical for brownout resilience in Li+ battery discharge profiles |
| Ultralow 0.1 µA shutdown current | Meets stringent energy budget requirements for multi-year battery life in remote sensors and BLE peripherals |
| Internal 0.8 V feedback reference | Enables precise 1.2 V output (1.2 V = 0.8 V × 1.5) with ±1% tolerance-no trimming required for production calibration |
Applications
| Mobile Handsets | Wearable Health Monitors |
|---|---|
|
Use Scenario: Powering application processor I/O rails and baseband modem cores in compact smartphones with tight thermal constraints. IC Role / Device Role / Timing Role: Primary 1.2 V buck regulator supplying digital core voltage under dynamic load (0–1 A), synchronized to system clock domain. Use Value: 97% peak efficiency minimizes heat generation in stacked PCB assemblies; 1.2 MHz switching avoids AM radio band interference. |
Use Scenario: Supplying ultra-low-power MCU, optical heart-rate sensor, and BLE radio in wrist-worn devices powered by CR2032 or thin-film batteries. IC Role / Device Role / Timing Role: Always-on power rail generator with automatic light-load PFM mode to sustain >2-year battery life at 10 µA average system current. Use Value: 20 µA quiescent current and 0.1 µA shutdown enable multi-year operation; small 4 mm × 4 mm footprint saves board space. |
| Industrial IoT Edge Nodes | Portable Medical Diagnostics |
|
Use Scenario: Providing stable 1.2 V supply to ARM Cortex-M4 microcontrollers and sub-GHz RF transceivers in battery-operated condition-monitoring sensors. IC Role / Device Role / Timing Role: Main system power converter with EN-controlled wake-up sequencing and UVLO protection against deep battery discharge. Use Value: Undervoltage lockout (2.4 V rising) prevents data corruption during battery sag; 16-pin LFCSP supports automated optical inspection (AOI) and reflow. |
Use Scenario: Powering precision analog front-ends (AFE), ADCs, and low-noise amplifiers in handheld ECG or glucose meters requiring clean, stable 1.2 V bias. IC Role / Device Role / Timing Role: Low-noise, tightly regulated supply rail with soft-start (1 ms) to prevent signal baseline shift during power-up. Use Value: Integrated synchronous rectifier and optimized loop compensation reduce output ripple to <10 mVpp, preserving signal integrity in medical-grade measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down DC-to-DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62231DRYR | 1 A, 1.2 V fixed, 3 MHz switching, 17 µA IQ, 2 mm × 2 mm WSON | Higher frequency allows smaller inductors but increases EMI sensitivity; lower IQ benefits ultra-low-power sleep modes | Prefer for space-constrained designs where 3 MHz EMI can be filtered; verify loop stability with 1 µH inductor |
| MAX8640YETA+ | 1 A, 1.2 V fixed, 2.25 MHz, 25 µA IQ, 2 mm × 2 mm TDFN | Higher switching frequency and slightly higher IQ; lacks PFM mode-uses forced PWM only | Choose when deterministic PWM timing is required for EMI scheduling; avoid in battery-only applications needing PFM efficiency |
Compared with TPS62231DRYR and MAX8640YETA+, the ADP2105ACPZ-1.2-R7 offers superior light-load efficiency via true PFM mode and better thermal performance in 4 mm × 4 mm LFCSP-making it optimal for thermally constrained, battery-backed portable systems demanding both peak and standby efficiency.
Availability
ADP2105ACPZ-1.2-R7 is available at Aetrix Electronics and suitable for mobile handsets, wearable health monitors, and industrial IoT edge nodes requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for ADP2105ACPZ-1.2-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA.
The ADP2105ACPZ-1.2-R7 belongs to Analog Devices' ADP210x family of low-quiescent-current synchronous buck converters-designed specifically for extended battery life and compact power solutions in portable and energy-sensitive applications.
FAQ
What is the output voltage tolerance of ADP2105ACPZ-1.2-R7 over temperature and load?
The ADP2105ACPZ-1.2-R7 delivers a fixed 1.2 V output with ±1% tolerance (1.188 V to 1.212 V) across full load (0–1 A), input range (2.7 V–5.5 V), and temperature (−40°C to +125°C). This is achieved via internal 0.8 V reference and precision trimming-no external components affect regulation accuracy. The ADP2105ACPZ-1.2-R7 maintains this spec without user adjustment.
Does ADP2105ACPZ-1.2-R7 require external compensation components?
Yes, the ADP2105ACPZ-1.2-R7 requires an external RC network from COMP (Pin 5) to AGND for loop stability. Typical values are 10 kΩ in series with 1 nF, as validated in Analog Devices' design examples. The COMP pin is the output of the internal transconductance error amplifier (50 µA/V), and proper compensation ensures phase margin >45° across operating conditions. The ADP2105ACPZ-1.2-R7 does not support internal compensation.
Can ADP2105ACPZ-1.2-R7 operate with input voltage below 2.7 V?
No-ADP2105ACPZ-1.2-R7 has a guaranteed operating input range of 2.7 V to 5.5 V. Below 2.7 V, undervoltage lockout activates (rising threshold = 2.4 V), disabling regulation. While 100% duty cycle LDO mode extends functionality near dropout, the ADP2105ACPZ-1.2-R7 will not start or sustain regulation if VIN falls below 2.4 V. For sub-2.7 V operation, consider the ADP211x or other ultra-low-VIN buck families.
How is thermal performance managed in ADP2105ACPZ-1.2-R7?
The ADP2105ACPZ-1.2-R7 uses a 4 mm × 4 mm LFCSP package with an exposed thermal pad that must be soldered to a PCB ground plane. With θJA = 40°C/W and maximum power dissipation of 1 W, proper thermal layout keeps junction temperature within −40°C to +125°C. Thermal shutdown triggers at 140°C with 40°C hysteresis. The ADP2105ACPZ-1.2-R7 relies on this pad-not ambient convection-for safe 1 A operation.
Is ADP2105ACPZ-1.2-R7 pin-compatible with other ADP210x variants?
Yes-ADP2105ACPZ-1.2-R7 shares identical 16-lead LFCSP pinout, footprint, and pin functions with ADP2106 and ADP2107 variants (e.g., ADP2106ACPZ-1.2-R7, ADP2107ACPZ-1.2-R7). Only the internal current-limit circuitry differs (1.5 A or 2 A peak), so upgrading current capability requires verifying inductor saturation and thermal margins-but no PCB change is needed. The ADP2105ACPZ-1.2-R7 is fully drop-in compatible within the same output voltage option.
ADP2105ACPZ-1.2-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.2V
- Voltage - Output (Max):
- -
- Current - Output:
- 1A
- Frequency - Switching:
- 1.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-LFCSP (4x4)
ADP2105ACPZ-1.2-R7 FAQ
1.How can I place an order for ADP2105ACPZ-1.2-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2105ACPZ-1.2-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2105ACPZ-1.2-R7 reliable?
The price and inventory of ADP2105ACPZ-1.2-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2105ACPZ-1.2-R7 is usually 5 days.
3.What payment methods are accepted for ADP2105ACPZ-1.2-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2105ACPZ-1.2-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2105ACPZ-1.2-R7?
ADP2105ACPZ-1.2-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2105ACPZ-1.2-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2105ACPZ-1.2-R7?
For technical support, including ADP2105ACPZ-1.2-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2105ACPZ-1.2-R7 requirements.
6.How does Aetrix verify that ADP2105ACPZ-1.2-R7 is sourced from the original manufacturer or authorized distributors?
All ADP2105ACPZ-1.2-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2105ACPZ-1.2-R7 meets industry standards.
7.What is the process for return or replacement of ADP2105ACPZ-1.2-R7?
All ADP2105ACPZ-1.2-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2105ACPZ-1.2-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2105ACPZ-1.2-R7 part is unused and in its original packaging.
Return procedure for ADP2105ACPZ-1.2-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2105ACPZ-1.2-R7 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

