Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Analog Devices Inc. ADP2118ACPZ-1.5-R7

Name: ADP2118ACPZ-1.5-R7
Brand: Analog Devices Inc.
SKU: ADP2118ACPZ-1.5-R7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADP2118ACPZ-1.5-R7

Manufacturer:: Analog Devices Inc.

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 16-WQFN Exposed Pad, CSP

Datasheet:: ADP2118ACPZ-1.5-R7.pdf

Description:: IC REG BUCK 1.5V 3A 16LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,621

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADP2118ACPZ-1.5-R7 from Analog Devices is a 3 A, synchronous step-down DC-DC regulator in a 4 mm × 4 mm LFCSP package, operating at fixed 1.2 MHz or 600 kHz switching frequency with ±1.5% output voltage accuracy. It delivers 1.5 V output from 2.3–5.5 V input, integrates 75 mΩ high-side and 40 mΩ low-side MOSFETs, and supports PFM mode for light-load efficiency-used in FPGA core voltage regulation where tight tracking and fast transient response are required.

For engineers reviewing the ADP2118ACPZ-1.5-R7 datasheet, ADP2118ACPZ-1.5-R7 pinout, ADP2118ACPZ-1.5-R7 application, or ADP2118ACPZ-1.5-R7 equivalent, key selection criteria include its 1.5 V preset output, integrated soft start, power-good signaling, voltage tracking capability, and thermal shutdown with 140°C trip point.

Technical Context

The ADP2118ACPZ-1.5-R7 employs a current-mode PWM control architecture with slope compensation to ensure stability up to 100% duty cycle. Its dual-mode operation (PWM/CCM at medium-to-full load, PFM at light load) enables high efficiency across 0–3 A output range while maintaining <10 mV FB reference drift over temperature.

It features precision enable logic with 1.2 V threshold and 100 mV hysteresis, synchronized switching support from 600 kHz to 1.4 MHz with selectable 0° or 180° phase shift, and integrated protection including UVLO (2.1 V fall, 2.2 V rise), OVP (0.66 V FB threshold), OCP (5.2 A peak limit), and thermal shutdown (140°C with 15°C hysteresis).

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	Fixed 1.5 V - eliminates external feedback resistors and simplifies layout for dedicated core rail applications.
Max Output Current	3 A continuous - supports high-current digital loads such as FPGA I/O banks or ASIC subsystems without external current boosting.
Input Voltage Range	2.3 V to 5.5 V - compatible with single-cell Li-ion, USB 5 V, and intermediate bus architectures.
Switching Frequency	1.2 MHz (default) or 600 kHz - higher frequency enables smaller inductors (e.g., 1 µH) and reduces solution footprint; lower frequency improves light-load efficiency.
FB Reference Accuracy	±1.5% over −40°C to +125°C - ensures stable 1.5 V output under thermal stress, critical for logic supply compliance.
Quiescent Current	680–900 µA (switching, no load) - minimizes standby power in always-on subsystems like communication controllers.
Thermal Resistance θJA	38.3°C/W - requires exposed pad soldered to PCB ground plane; enables full 3 A operation at +85°C ambient with minimal heatsinking.

Pinout & Package

ADP2118ACPZ-1.5-R7 uses a 16-lead, 4 mm × 4 mm LFCSP package with exposed thermal pad (EPAD) requiring solder connection to PCB ground plane for thermal dissipation.

Pin/Terminal	Circuit Role	Design Meaning
1 (SYNC/MODE)	Synchronization & mode select input	Accepts external clock (600 kHz–1.4 MHz) or sets CCM/PFM mode; high = CCM only, low = PFM enabled.
2 (FREQ)	Frequency selection	Low = 600 kHz, high = 1.2 MHz - configures oscillator without external components.
3 (TRK)	Voltage tracking input	Enables output to follow master rail (e.g., FPGA core); connect to resistor divider from master supply.
4 (FB)	Feedback sense	Internally tied to 1.5 V output; not user-accessible in fixed-output variant - eliminates external resistor network.
9–11 (SW)	Switch node outputs	Three paralleled SW pins reduce conduction loss and inductance; connect directly to inductor input.
12–13 (PVIN)	Power input	Dedicated high-current input path for switch-side decoupling; bypass capacitor must be placed close to PVIN–PGND.
14 (VIN)	Bias input	Supplies internal circuitry; requires 10 Ω isolation resistor from PVIN and local 0.1 µF bypass to GND.
15 (EN)	Precision enable	1.2 V threshold with 100 mV hysteresis; internal 1 MΩ pull-down prevents floating; supports sequencing control.
16 (PGOOD)	Open-drain power-good	Asserts when FB reaches 105–115% of target; 16-cycle deglitch prevents false triggers during transients.
5, 6–8 (GND/PGND)	Analog & power ground	Separate GND (pin 5) and PGND (pins 6–8) minimize noise coupling; both must connect to low-impedance ground plane.

Key Features

Feature	Design Value
Integrated high- and low-side MOSFETs	75 mΩ P-FET + 40 mΩ N-FET - eliminates external power switches, reduces BOM count, and enables compact 3 A solution.
Programmable switching frequency	600 kHz or 1.2 MHz via FREQ pin - allows optimization between size (higher fSW) and efficiency (lower fSW at light load).
Voltage tracking input (TRK)	Supports 0–600 mV input range with ±10 mV offset - enables precise sequencing and ramp matching for multi-rail systems like SoC/FPGA power domains.
Start-up into precharged output	Prevents reverse inductor current - avoids discharging pre-biased rails during hot insertion or system wake-up.
Comprehensive protection suite	UVLO, OVP, OCP (5.2 A), thermal shutdown (140°C), and hiccup-mode fault recovery - ensures robust operation in unattended industrial environments.

Applications

FPGA Core Voltage Regulation	Industrial PLC I/O Power
Use Scenario: Supplying 1.5 V core voltage to Xilinx Artix-7 or Intel Cyclone V FPGA during configuration and active operation. IC Role / Device Role / Timing Role: Primary step-down regulator delivering tightly regulated, low-noise 1.5 V with tracking to match auxiliary rails. Use Value: Integrated soft start (2048 cycles) and PFM mode maintain efficiency across idle-to-full load transitions while meeting FPGA VCCINT ripple specs (<20 mV_pp).	Use Scenario: Powering isolated digital I/O modules in programmable logic controllers operating in harsh factory environments. IC Role / Device Role / Timing Role: Point-of-load converter converting 5 V backplane to 1.5 V logic supply with thermal and overcurrent resilience. Use Value: 140°C thermal shutdown with 15°C hysteresis and 38.3°C/W θJA allow sustained 3 A output at +70°C ambient without derating.
Medical Imaging Sensor Interface	Automotive Infotainment DSP Core
Use Scenario: Providing clean 1.5 V bias to high-speed ADC front-ends and analog sensor signal chains in portable ultrasound devices. IC Role / Device Role / Timing Role: Low-noise, low-ripple DC-DC stage preceding LDO post-regulation for analog signal integrity. Use Value: ±1.5% output accuracy and <10 mV FB drift over temperature ensure consistent ADC reference scaling across clinical operating conditions.	Use Scenario: Supplying 1.5 V core voltage to TI TMS320C66x DSP in automotive head units with strict EMC and thermal requirements. IC Role / Device Role / Timing Role: Synchronized buck regulator locked to system clock to minimize beat frequencies and conducted EMI. Use Value: SYNC/MODE pin supports 0° or 180° phase alignment with master clock, reducing spectral peaks in narrowband EMI testing.

FPGA Core Voltage Regulation

Industrial PLC I/O Power

Use Scenario: Supplying 1.5 V core voltage to Xilinx Artix-7 or Intel Cyclone V FPGA during configuration and active operation.

IC Role / Device Role / Timing Role: Primary step-down regulator delivering tightly regulated, low-noise 1.5 V with tracking to match auxiliary rails.

Use Value: Integrated soft start (2048 cycles) and PFM mode maintain efficiency across idle-to-full load transitions while meeting FPGA VCCINT ripple specs (<20 mV_pp).

Use Scenario: Powering isolated digital I/O modules in programmable logic controllers operating in harsh factory environments.

IC Role / Device Role / Timing Role: Point-of-load converter converting 5 V backplane to 1.5 V logic supply with thermal and overcurrent resilience.

Use Value: 140°C thermal shutdown with 15°C hysteresis and 38.3°C/W θJA allow sustained 3 A output at +70°C ambient without derating.

Medical Imaging Sensor Interface

Automotive Infotainment DSP Core

Use Scenario: Providing clean 1.5 V bias to high-speed ADC front-ends and analog sensor signal chains in portable ultrasound devices.

IC Role / Device Role / Timing Role: Low-noise, low-ripple DC-DC stage preceding LDO post-regulation for analog signal integrity.

Use Value: ±1.5% output accuracy and <10 mV FB drift over temperature ensure consistent ADC reference scaling across clinical operating conditions.

Use Scenario: Supplying 1.5 V core voltage to TI TMS320C66x DSP in automotive head units with strict EMC and thermal requirements.

IC Role / Device Role / Timing Role: Synchronized buck regulator locked to system clock to minimize beat frequencies and conducted EMI.

Use Value: SYNC/MODE pin supports 0° or 180° phase alignment with master clock, reducing spectral peaks in narrowband EMI testing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar step-down regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS62130ARGTR	3 A, 3–17 V input, adjustable 0.9–6.05 V output; 2.25 MHz switching; no TRK pin; different package (QFN-16, 3×3 mm).	Requires external feedback resistors; lacks voltage tracking and precharged-start capability - unsuitable for FPGA sequencing-critical designs.	Choose when wider input range and higher fSW are prioritized over tracking and soft-start flexibility.
RT7295BGJ6F	3 A, 4.5–18 V input, fixed 1.5 V output; 600 kHz/1.2 MHz selectable; includes EN/PGOOD but no TRK or SYNC; WDFN-10 package.	No synchronization or phase-shift capability; no tracking function; limited thermal performance (θJA ≈ 50°C/W) - less suitable for thermally constrained layouts.	Choose for cost-sensitive, non-synchronized 1.5 V PoL applications where board space is less constrained than thermal budget.

Compared with TPS62130ARGTR and RT7295BGJ6F, ADP2118ACPZ-1.5-R7 uniquely combines fixed 1.5 V output, voltage tracking, synchronization with phase control, and robust thermal design in a 4×4 mm LFCSP - making it optimal for FPGA, DSP, and medical sensor applications demanding precision sequencing and reliability.

Availability

ADP2118ACPZ-1.5-R7 is available at Aetrix Electronics and suitable for FPGA core voltage regulation, industrial PLC I/O power, and medical imaging sensor interface applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.

Supply support for ADP2118ACPZ-1.5-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.

The ADP2118 product line delivers high-efficiency, feature-rich synchronous buck regulators for space-constrained, thermally demanding point-of-load applications-designed specifically for FPGA, ASIC, and DSP core voltage requirements with emphasis on accuracy, protection, and ease of use.

FAQ

What is the output voltage tolerance of the ADP2118ACPZ-1.5-R7 over temperature and line/load conditions?

The ADP2118ACPZ-1.5-R7 maintains ±1.5% output voltage accuracy over −40°C to +125°C junction temperature, 2.3–5.5 V input, and 0–3 A load. This is guaranteed by the internal 0.6 V reference (±1.5%) and precision error amplifier, ensuring 1.5 V remains within ±22.5 mV across full operating conditions without external calibration.

Does the ADP2118ACPZ-1.5-R7 support synchronization to an external clock, and what is the valid frequency range?

Yes, the ADP2118ACPZ-1.5-R7 supports synchronization via its SYNC/MODE pin across 600 kHz to 1.4 MHz. When synchronized, it operates exclusively in CCM mode. Phase alignment is selectable: FREQ = GND yields in-phase operation; FREQ = VIN yields 180° out-of-phase-enabling interleaved multi-phase designs without additional timing ICs.

Can the ADP2118ACPZ-1.5-R7 start up into a precharged output, and how does it prevent reverse current?

Yes, the ADP2118ACPZ-1.5-R7 supports startup into a precharged output. Its internal logic monitors FB versus soft-start voltage and disables the high-side FET until the soft-start ramp exceeds the precharged FB level-preventing reverse inductor current that would discharge the output capacitor and protecting downstream circuitry during hot-swap or wake-from-sleep events.

What protection features are integrated into the ADP2118ACPZ-1.5-R7, and how do they respond to faults?

The ADP2118ACPZ-1.5-R7 integrates UVLO (shuts down below 2.1 V), OVP (shuts down if FB > 0.66 V for 16 cycles), OCP (5.2 A peak limit with hiccup mode after 10 violations), and thermal shutdown (140°C trip, 125°C restart). All protections latch or auto-recover without external intervention, ensuring safe operation in unmonitored industrial deployments.

Is the ADP2118ACPZ-1.5-R7 pin-compatible with other variants in the ADP2118 family, such as ADP2118ACPZ-1.2-R7 or ADP2118ACPZ-3.3-R7?

Yes, all ADP2118ACPZ-x.x-R7 variants share identical 16-lead LFCSP package, pinout, and electrical interface. Only the internal feedback divider differs-making them mechanically and electrically interchangeable on the same PCB layout. This enables easy voltage binning and design reuse across multiple product SKUs without hardware revision.

ADP2118ACPZ-1.5-R7 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 16-WQFN Exposed Pad, CSP

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Fixed

Number of Outputs:: 1

Voltage - Input (Min):: 2.3V

Voltage - Input (Max):: 5.5V

Voltage - Output (Min/Fixed):: 1.5V

Voltage - Output (Max):: -

Current - Output:: 3A

Frequency - Switching:: 600kHz, 1.2MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-LFCSP (4x4)

ADP2118ACPZ-1.5-R7 FAQ

1.How can I place an order for ADP2118ACPZ-1.5-R7 through Aetrix?

Please submit a Request for Quotation (RFQ) for ADP2118ACPZ-1.5-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADP2118ACPZ-1.5-R7 reliable?

The price and inventory of ADP2118ACPZ-1.5-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2118ACPZ-1.5-R7 is usually 5 days.

3.What payment methods are accepted for ADP2118ACPZ-1.5-R7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2118ACPZ-1.5-R7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADP2118ACPZ-1.5-R7?

ADP2118ACPZ-1.5-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADP2118ACPZ-1.5-R7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADP2118ACPZ-1.5-R7?

For technical support, including ADP2118ACPZ-1.5-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2118ACPZ-1.5-R7 requirements.

6.How does Aetrix verify that ADP2118ACPZ-1.5-R7 is sourced from the original manufacturer or authorized distributors?

All ADP2118ACPZ-1.5-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2118ACPZ-1.5-R7 meets industry standards.

7.What is the process for return or replacement of ADP2118ACPZ-1.5-R7?

All ADP2118ACPZ-1.5-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2118ACPZ-1.5-R7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADP2118ACPZ-1.5-R7 part is unused and in its original packaging.

Return procedure for ADP2118ACPZ-1.5-R7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…