My Inquiry
My Account
Analog Devices Inc. ADP2118ACPZ-3.3-R7
- Part No.:
- ADP2118ACPZ-3.3-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-WQFN Exposed Pad, CSP
- Datasheet:
-
ADP2118ACPZ-3.3-R7.pdf
- Description:
- IC REG BUCK 3.3V 3A 16LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:1,673
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2118ACPZ-3.3-R7 from Analog Devices is a 3 A, synchronous step-down DC-DC regulator in a 4 mm × 4 mm LFCSP package, operating at fixed 1.2 MHz or 600 kHz switching frequency with ±1.5% output voltage accuracy. It delivers 3.3 V output from 2.3–5.5 V input, integrates 75 mΩ high-side and 40 mΩ low-side MOSFETs, and supports PFM mode for light-load efficiency-used in point-of-load power for FPGA I/O rails.
For engineers reviewing the ADP2118ACPZ-3.3-R7 datasheet, ADP2118ACPZ-3.3-R7 pinout, ADP2118ACPZ-3.3-R7 application, or ADP2118ACPZ-3.3-R7 equivalent, key selection criteria include its 3 A continuous current capability, integrated soft start, power-good output, voltage tracking input, and thermal/overcurrent/UVLO protection features.
Technical Context
The ADP2118ACPZ-3.3-R7 employs a current-mode PWM control architecture with slope compensation to ensure stability up to 100% duty cycle. Its dual-mode operation-fixed-frequency PWM above ~1 A load and pulse-frequency modulation (PFM) below-enables high efficiency across full and light loads.
It integrates a precision 0.6 V reference, 2048-cycle soft-start timer, and tracking input that regulates output to follow an external master voltage. Protection includes hiccup-mode overcurrent response, 140°C thermal shutdown with 15°C hysteresis, and OVP triggered at FB > 0.66 V for ≥16 clock cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3 A continuous - supports high-current FPGA I/O or processor core rails without external current boosting. |
| Input Voltage Range | 2.3 V to 5.5 V - compatible with single-cell Li-ion, USB 5 V, and 3.3 V system rails. |
| Output Voltage | Fixed 3.3 V - eliminates external feedback resistors; ±1.5% accuracy ensures stable logic-level compliance. |
| Switching Frequency | 1.2 MHz (default) or 600 kHz - higher frequency enables smaller inductors (e.g., 1 µH); selectable via FREQ pin. |
| Integrated FETs | 75 mΩ P-FET / 40 mΩ N-FET - reduces conduction loss and simplifies layout versus external MOSFET solutions. |
| Protection Features | UVLO (2.2 V rising), OVP (FB > 0.66 V), OCP (5.2 A peak), thermal shutdown (140°C) - autonomous fault recovery without host intervention. |
| Soft Start | 2048 clock cycles - limits inrush current during startup; supports precharged output without reverse inductor current. |
Pinout & Package
ADP2118ACPZ-3.3-R7 is housed in a thermally enhanced 16-lead, 4 mm × 4 mm LFCSP package with exposed pad soldered to PGND for optimal thermal dissipation (θJA = 38.3°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | SYNC/MODE | Synchronizes switching to external clock (600 kHz–1.4 MHz) or selects CCM/PFM mode; logic level determines operation. |
| 2 | FREQ | Selects 600 kHz (GND) or 1.2 MHz (VIN) internal oscillator frequency; sets phase shift (0°/180°) during sync. |
| 3 | TRK | Voltage tracking input - enables output to follow master rail (e.g., FPGA core voltage) via resistor divider. |
| 4 | FB | Feedback sense - internally tied to 3.3 V output; unused in fixed-voltage variants but retains regulation loop integrity. |
| 5 | GND | Analog ground reference - separates signal return from high-current PGND paths to minimize noise coupling. |
| 6–8 | PGND | Power ground - connects to output capacitor return and inductor ground; must be low-impedance plane under exposed pad. |
| 9–11 | SW | Switch node - drives external inductor; high di/dt path requiring tight layout and minimized loop area. |
| 12–13 | PVIN | Power input - supplies high-side switch; bypassed to PGND with ceramic capacitor for transient current delivery. |
| 14 | VIN | Bias supply - powers internal circuitry; connected via 10 Ω resistor to PVIN to isolate noise from control logic. |
| 15 | EN | Precision enable - 1.2 V threshold with 100 mV hysteresis; internal 1 MΩ pull-down prevents floating activation. |
| 16 | PGOOD | Open-drain power-good - asserts after soft start when output reaches 105–115% of nominal (3.3 V), with 2.5% hysteresis. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Stage | 75 mΩ P-FET + 40 mΩ N-FET - eliminates external MOSFETs and gate drivers, reducing BOM count and board space. |
| Mode Selection | Configurable PWM/PFM via SYNC/MODE pin - maintains >85% efficiency down to 10 mA load without manual control. |
| Voltage Tracking | TRK input with three-input error amplifier - enables precise sequencing and ratio-matching between multiple rails (e.g., FPGA core/I/O). |
| Robust Protection Suite | Hiccup-mode OCP, 140°C thermal shutdown with 15°C hysteresis, and UVLO with 100 mV hysteresis - ensures safe operation under fault conditions. |
| Precharged Output Startup | Zero-current detection prevents reverse inductor current - allows hot-plug or brownout recovery without discharging downstream capacitance. |
Applications
| FPGA I/O Power | USB-Powered Embedded Systems |
|---|---|
Use Scenario: Supplying configurable I/O banks on Xilinx Artix-7 or Intel Cyclone V FPGAs where voltage must track core rail during ramp-up. IC Role / Device Role / Timing Role: Fixed 3.3 V synchronous buck regulator with TRK input enabling monotonic, ratio-matched startup relative to 1.2 V core rail. Use Value: Eliminates need for external tracking circuitry; achieves <1% tracking error across temperature and load, ensuring I/O interface integrity. |
Use Scenario: Powering ARM Cortex-M7 microcontrollers and USB PHYs from a 5 V bus in portable test equipment. IC Role / Device Role / Timing Role: Primary 3.3 V point-of-load converter with PFM mode extending battery life during sleep states. Use Value: Delivers >90% efficiency at 10 mA (PFM) and >94% at 1 A (PWM), reducing thermal load and enabling fanless enclosure design. |
| Industrial Sensor Node | Medical Patient Monitor Front-End |
Use Scenario: Regulating power for low-noise analog front-ends (ADCs, op-amps) in wireless vibration sensors deployed in harsh environments. IC Role / Device Role / Timing Role: High-efficiency, low-quiescent-current (680 µA typical) buck converter with integrated soft start and UVLO. Use Value: Enables reliable cold-start from 2.5 V supercapacitors; 38.3°C/W thermal resistance sustains 3 A output at 70°C ambient. |
Use Scenario: Providing isolated 3.3 V supply to ECG signal conditioning circuits where ripple and transient response directly impact diagnostic accuracy. IC Role / Device Role / Timing Role: Low-noise, fast-transient-response regulator with 50 µVpp output ripple (typ.) and 30 µs load-step recovery. Use Value: Meets IEC 60601-1 EMI requirements without additional LC filtering; PGOOD signal synchronizes ADC sampling to power stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62130ARGTR | 3 A, 3–17 V input, adjustable 0.9–6.05 V output; 2.5 MHz switching; no TRK or PFM mode. | Requires external feedback resistors; better suited for wide-input industrial rails than 3.3 V fixed-output systems. | Choose when input exceeds 5.5 V or adjustable output is needed; avoid if voltage tracking or ultra-low-light-load efficiency is required. |
| RT6220HGQW | 3 A, 2.5–5.5 V input, fixed 3.3 V output; 1.5 MHz; no PFM, no TRK, no PGOOD. | Lacks power-good signaling and tracking-limits use in sequenced multi-rail systems like FPGAs. | Acceptable for cost-sensitive, single-rail consumer devices where sequencing and fault reporting are non-critical. |
Compared with TPS62130ARGTR and RT6220HGQW, ADP2118ACPZ-3.3-R7 uniquely combines fixed 3.3 V output, voltage tracking, PFM efficiency down to microamp loads, and integrated PGOOD-all in a thermally optimized 4 mm × 4 mm LFCSP package.
Availability
ADP2118ACPZ-3.3-R7 is available at Aetrix Electronics and suitable for FPGA I/O power, USB-powered embedded systems, and industrial sensor nodes requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADP2118ACPZ-3.3-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and industrial markets since 1965.
The ADP2118 product line delivers compact, high-efficiency synchronous buck regulators for point-of-load conversion in space-constrained, thermally demanding applications such as portable medical devices and next-generation FPGA platforms.
FAQ
What is the switching frequency configuration for ADP2118ACPZ-3.3-R7?
The ADP2118ACPZ-3.3-R7 defaults to 1.2 MHz operation when the FREQ pin is tied to VIN; connecting FREQ to GND selects 600 kHz. Both frequencies are factory-trimmed and stable across temperature. The device also supports external synchronization from 600 kHz to 1.4 MHz via the SYNC/MODE pin, with phase alignment controlled by the FREQ pin state.
Does ADP2118ACPZ-3.3-R7 require external feedback resistors?
No. ADP2118ACPZ-3.3-R7 is a fixed-output variant with internal resistor divider setting VOUT = 3.3 V; the FB pin is internally connected to the output. External resistors are unnecessary, reducing component count and layout complexity while maintaining ±1.5% output accuracy over line, load, and temperature.
How does the voltage tracking (TRK) function operate in ADP2118ACPZ-3.3-R7?
The TRK pin accepts an external voltage (0–600 mV) and biases the error amplifier's positive input. When used with a resistor divider from a master rail (e.g., 1.2 V FPGA core), ADP2118ACPZ-3.3-R7 regulates its 3.3 V output to match the scaled master voltage-enabling precise power sequencing and ratio tracking without external op-amps or DACs.
What protection features are integrated into ADP2118ACPZ-3.3-R7?
ADP2118ACPZ-3.3-R7 includes undervoltage lockout (UVLO, 2.2 V rising), overvoltage protection (OVP, triggered at FB > 0.66 V), overcurrent protection (5.2 A peak, hiccup mode), and thermal shutdown (140°C with 15°C hysteresis). All protections auto-recover without host intervention, ensuring robust operation in unattended systems.
Can ADP2118ACPZ-3.3-R7 start up into a precharged output?
Yes. ADP2118ACPZ-3.3-R7 detects precharged output voltage via the FB pin and disables the high-side switch until the soft-start voltage exceeds the FB level-preventing reverse inductor current and uncontrolled discharge of downstream capacitors. This enables safe hot-swap and brownout recovery scenarios.
ADP2118ACPZ-3.3-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.3V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 3A
- Frequency - Switching:
- 600kHz, 1.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-LFCSP (4x4)
ADP2118ACPZ-3.3-R7 FAQ
1.How can I place an order for ADP2118ACPZ-3.3-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2118ACPZ-3.3-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2118ACPZ-3.3-R7 reliable?
The price and inventory of ADP2118ACPZ-3.3-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2118ACPZ-3.3-R7 is usually 5 days.
3.What payment methods are accepted for ADP2118ACPZ-3.3-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2118ACPZ-3.3-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2118ACPZ-3.3-R7?
ADP2118ACPZ-3.3-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2118ACPZ-3.3-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2118ACPZ-3.3-R7?
For technical support, including ADP2118ACPZ-3.3-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2118ACPZ-3.3-R7 requirements.
6.How does Aetrix verify that ADP2118ACPZ-3.3-R7 is sourced from the original manufacturer or authorized distributors?
All ADP2118ACPZ-3.3-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2118ACPZ-3.3-R7 meets industry standards.
7.What is the process for return or replacement of ADP2118ACPZ-3.3-R7?
All ADP2118ACPZ-3.3-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2118ACPZ-3.3-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2118ACPZ-3.3-R7 part is unused and in its original packaging.
Return procedure for ADP2118ACPZ-3.3-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2118ACPZ-3.3-R7 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
