My Inquiry
My Account
Analog Devices Inc. ADP2118ACPZ-R2
- Part No.:
- ADP2118ACPZ-R2
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-WQFN Exposed Pad, CSP
- Datasheet:
-
ADP2118ACPZ-R2.pdf
- Description:
- IC REG BUCK ADJ 3A 16LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:1,032
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2118ACPZ-R2 from Analog Devices is a 3 A, synchronous step-down DC-DC regulator in a 4 mm × 4 mm LFCSP package, operating from 2.3 V to 5.5 V input and delivering adjustable output from 0.6 V to VIN. It features ±1.5% output accuracy, integrated 75 mΩ/40 mΩ FETs, and selectable 600 kHz or 1.2 MHz fixed-frequency PWM operation - used in point-of-load power conversion for FPGA core supplies and communications infrastructure.
For engineers reviewing the ADP2118ACPZ-R2 datasheet, ADP2118ACPZ-R2 pinout, ADP2118ACPZ-R2 application, or ADP2118ACPZ-R2 equivalent, key selection criteria include its current-mode architecture, PFM/PWM mode selectability, voltage tracking capability, power-good output, and thermal shutdown with 140°C trip point.
Technical Context
The ADP2118ACPZ-R2 implements a peak current-mode control scheme with internal slope compensation for stability up to 100% duty cycle. Its dual-mode operation (PWM at medium-to-full load, PFM at light load) enables high efficiency across 0–3 A output range while maintaining tight regulation via a transconductance error amplifier referenced to 0.6 V.
It supports synchronization to external clocks between 600 kHz and 1.4 MHz with programmable 0° or 180° phase shift, and integrates soft start (2048 clock cycles), undervoltage lockout (2.2 V rising threshold), overvoltage protection (0.66 V FB threshold), and hiccup-mode overcurrent protection triggered at 5.2 A peak switch current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3 A continuous - supports high-current digital loads like FPGA I/O banks without external current boosting. |
| Input Voltage Range | 2.3 V to 5.5 V - compatible with single-cell Li-ion, USB 5 V, and intermediate rail systems. |
| Output Voltage Range | 0.6 V to VIN - enables low-voltage core regulation (e.g., 0.9 V for ARM Cortex-A cores) with external resistor divider. |
| Switching Frequency | 600 kHz or 1.2 MHz (pin-selectable) - balances inductor size vs. efficiency; 1.2 MHz allows <1 µH inductors in space-constrained designs. |
| Feedback Accuracy | ±1.5% over temperature - ensures stable voltage margining for ASIC/FPGA supply rails under thermal stress. |
| Quiescent Current | 680–900 µA (switching, no load) - minimizes standby power loss in always-on subsystems. |
| Thermal Shutdown | 140°C with 15°C hysteresis - protects against sustained overload or poor PCB thermal design without latch-up. |
Pinout & Package
ADP2118ACPZ-R2 is housed in a 16-lead, 4 mm × 4 mm LFCSP package with exposed thermal pad soldered to PGND. The package supports high-power density layouts with low θJA of 38.3°C/W on JEDEC 4-layer board.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SYNC/MODE | Synchronization input / PFM enable control | Accepts external clock (600 kHz–1.4 MHz); grounded to enable PFM mode for light-load efficiency. |
| FREQ | Frequency selection | Logic-low = 600 kHz; logic-high = 1.2 MHz - sets switching frequency without external components. |
| TRK | Voltage tracking reference | Enables output voltage ramp tracking of master rail (e.g., FPGA core following I/O voltage) via resistor divider. |
| FB | Feedback voltage sense | Monitors output via resistor divider; regulates to 0.6 V reference with ±1.5% accuracy across temperature. |
| SW (Pins 9–11) | Switch node | Connects directly to inductor; carries high di/dt switching current - requires short, low-inductance layout. |
| PGND (Pins 6–8) | Power ground return | Separate low-impedance path for inductor current return - must be tied to exposed pad and output capacitor ground. |
| VIN / PVIN (Pins 12–14) | Bias and power input | VIN powers internal circuitry (via 10 Ω resistor); PVIN supplies high-current switch - decoupling required on both. |
| EN | Precision enable | 1.2 V typical turn-on threshold with 100 mV hysteresis; internal 1 MΩ pull-down prevents floating. |
| PGOOD | Open-drain power-good flag | Asserts when FB reaches 105–115% of target; debounced over 16 clock cycles - used for system sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power FETs | 75 mΩ high-side P-MOSFET + 40 mΩ low-side N-MOSFET - eliminates external switches and reduces BOM count and footprint. |
| Mode Selectability | Pin-configurable PWM-only or automatic PWM/PFM transition - maintains >85% efficiency down to 10 mA load in PFM mode. |
| Voltage Tracking | TRK pin accepts master-rail-derived voltage - enables precise core/I/O sequencing for FPGAs without external tracking ICs. |
| Start-up into Precharged Output | Prevents reverse inductor current during hot-swap or brownout recovery - avoids discharging downstream capacitors. |
| Comprehensive Protection | UVLO (2.2 V), OVP (0.66 V FB), OCP (5.2 A peak), thermal shutdown (140°C), and hiccup-mode fault recovery - reduces need for external supervision circuits. |
Applications
| Communications Baseband Processing | FPGA Core Supply |
|---|---|
Use Scenario: Regulating 1.0 V or 1.2 V core voltage for LTE/5G baseband processors under dynamic load from 0.1 A to 3 A. IC Role / Device Role / Timing Role: Primary step-down regulator delivering tightly regulated, low-noise core power with fast transient response. Use Value: Achieves >90% efficiency at 2 A with 1.2 MHz switching, enabling compact heatsink-free design in dense RF modules. | Use Scenario: Powering Xilinx or Intel FPGA core rails requiring voltage tracking relative to I/O supply during configuration and operation. IC Role / Device Role / Timing Role: Synchronous buck controller implementing precise voltage ramp tracking via TRK pin. Use Value: Eliminates external tracking circuitry; ensures core voltage never exceeds I/O voltage by more than 100 mV during power-up/down. |
| Industrial PLC I/O Module | Medical Imaging Sensor Interface |
Use Scenario: Generating isolated 3.3 V or 5 V auxiliary rails from 24 V industrial bus using intermediate 5 V DC-DC stage. IC Role / Device Role / Timing Role: High-efficiency intermediate converter supplying power to isolated CAN transceivers and ADC drivers. Use Value: Delivers 3 A at 92% efficiency from 3.3 V input, reducing heat generation in sealed enclosures with limited airflow. | Use Scenario: Providing ultra-stable 1.8 V analog supply for CMOS image sensor biasing in portable ultrasound devices. IC Role / Device Role / Timing Role: Low-noise, low-ripple point-of-load regulator with soft-start and PGOOD sequencing for sensor startup. Use Value: Integrated soft start (2048 cycles) limits inrush current to <500 mA, preventing brownout of shared battery supply during sensor initialization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62130ARGTR | 3 A, 3–17 V input, fixed 1.2 V output; 2.25 MHz switching; no TRK or SYNC pins | Lacks voltage tracking and synchronization - unsuitable for multi-rail sequencing or noise-sensitive multi-converter systems | Choose when only fixed 1.2 V output is needed and board space favors smaller 3 mm × 3 mm QFN. |
| MP2315GJ-Z | 3 A, 4.5–26 V input, adjustable 0.8–15 V output; 500 kHz–2.5 MHz programmable frequency; no PFM mode | Higher input range but no light-load PFM - less efficient below 100 mA; no tracking or precision EN | Prefer for wide-input industrial applications where light-load efficiency is secondary to input voltage range. |
Compared with TPS62130ARGTR and MP2315GJ-Z, the ADP2118ACPZ-R2 uniquely combines voltage tracking, synchronization, and automatic PFM/PWM mode switching in a thermally optimized 4 mm × 4 mm LFCSP - making it optimal for FPGA, DSP, and multi-rail embedded systems requiring precise sequencing and broad load-efficiency coverage.
Availability
ADP2118ACPZ-R2 is available at Aetrix Electronics and suitable for communications infrastructure, industrial PLCs, and medical imaging equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADP2118ACPZ-R2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and communications markets.
The ADP2118ACPZ-R2 belongs to Analog Devices' high-efficiency, low-voltage synchronous buck regulator product line, designed specifically for point-of-load power delivery in space-constrained, thermally demanding digital systems.
FAQ
What is the recommended input capacitor for ADP2118ACPZ-R2?
The ADP2118ACPZ-R2 requires a minimum 100 µF X5R ceramic input capacitor rated for ≥6.3 V, placed close to the PVIN and PGND pins. This value ensures stable operation under 3 A load transients and suppresses high-frequency switching noise injected back into the input rail. Larger capacitance improves hold-up time during brief input dips but does not reduce ripple below the regulator's inherent control loop bandwidth.
Does ADP2118ACPZ-R2 support output voltage tracking, and how is it implemented?
Yes, ADP2118ACPZ-R2 supports voltage tracking via its dedicated TRK pin. To implement tracking, connect TRK to a resistor divider from a master voltage rail - the internal error amplifier then regulates FB to match the lower of (0.6 V reference, soft-start voltage, or TRK-derived voltage). This enables precise core/I/O sequencing for FPGAs without external op-amps or comparators.
What protection features are integrated into ADP2118ACPZ-R2?
ADP2118ACPZ-R2 integrates undervoltage lockout (UVLO), overvoltage protection (OVP), overcurrent protection (OCP), thermal shutdown (140°C), and hiccup-mode fault recovery. OVP triggers at 0.66 V on FB and forces low-side FET conduction; OCP limits peak switch current to 5.2 A and enters hiccup mode after 10 consecutive violations - all functions operate independently without external components.
Can ADP2118ACPZ-R2 start up into a precharged output, and why does that matter?
Yes, ADP2118ACPZ-R2 supports startup into a precharged output by disabling reverse inductor current until the soft-start voltage exceeds the FB voltage. This prevents discharging downstream capacitors during hot-swap or brownout recovery - critical in redundant power systems and battery-backed applications where uncontrolled discharge could disrupt system state or damage downstream ICs.
How does the ADP2118ACPZ-R2 handle light-load efficiency, and what controls it?
The ADP2118ACPZ-R2 improves light-load efficiency by automatically transitioning from fixed-frequency PWM to pulse-frequency modulation (PFM) mode when load drops below the pulse-skipping threshold. PFM is enabled by grounding the SYNC/MODE pin; in this mode, the regulator skips switching cycles to maintain regulation, reducing quiescent current to ~100 µA and sustaining >85% efficiency down to 10 mA output current.
ADP2118ACPZ-R2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.3V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 3A
- Frequency - Switching:
- 600kHz, 1.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-LFCSP (4x4)
ADP2118ACPZ-R2 FAQ
1.How can I place an order for ADP2118ACPZ-R2 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2118ACPZ-R2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2118ACPZ-R2 reliable?
The price and inventory of ADP2118ACPZ-R2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2118ACPZ-R2 is usually 5 days.
3.What payment methods are accepted for ADP2118ACPZ-R2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2118ACPZ-R2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2118ACPZ-R2?
ADP2118ACPZ-R2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2118ACPZ-R2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2118ACPZ-R2?
For technical support, including ADP2118ACPZ-R2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2118ACPZ-R2 requirements.
6.How does Aetrix verify that ADP2118ACPZ-R2 is sourced from the original manufacturer or authorized distributors?
All ADP2118ACPZ-R2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2118ACPZ-R2 meets industry standards.
7.What is the process for return or replacement of ADP2118ACPZ-R2?
All ADP2118ACPZ-R2 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2118ACPZ-R2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2118ACPZ-R2 part is unused and in its original packaging.
Return procedure for ADP2118ACPZ-R2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2118ACPZ-R2 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
