My Inquiry
My Account
Analog Devices Inc. ADP2118ACPZ-R7
- Part No.:
- ADP2118ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-WQFN Exposed Pad, CSP
- Datasheet:
-
ADP2118ACPZ-R7.pdf
- Description:
- IC REG BUCK ADJ 3A 16LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:6,848
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2118ACPZ-R7 from Analog Devices is a 3 A, synchronous step-down DC-DC regulator in a 4 mm × 4 mm LFCSP package, operating from 2.3 V to 5.5 V input and delivering adjustable output from 0.6 V to VIN with ±1.5% accuracy. It features selectable 600 kHz/1.2 MHz switching, current-mode control, integrated 75 mΩ/40 mΩ FETs, and power-good output - deployed in point-of-load conversion for FPGA core supplies.
For engineers reviewing the ADP2118ACPZ-R7 datasheet, ADP2118ACPZ-R7 pinout, ADP2118ACPZ-R7 application, or ADP2118ACPZ-R7 equivalent, key selection criteria include its adjustable output voltage range (0.6 V–VIN), dual-mode PWM/PFM operation, thermal shutdown at 140°C, soft-start timing (2048 clock cycles), and synchronization capability across 600 kHz–1.4 MHz.
Technical Context
The ADP2118ACPZ-R7 implements a fixed-frequency, peak current-mode PWM architecture with internal slope compensation to prevent subharmonic oscillation beyond 50% duty cycle. Its transconductance error amplifier compares FB voltage against a 0.6 V reference and supports tracking via TRK pin with ±10 mV offset tolerance.
It integrates high-side P-channel and low-side N-channel MOSFETs (75 mΩ/40 mΩ typical RDS(on)), delivers up to 3 A continuous output, and includes hiccup-mode overcurrent protection triggered after 10 consecutive current-limit violations - with automatic restart after 4096 clock cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 3 A continuous - supports high-current FPGA I/O or processor core rails without external boost stages. |
| Input Voltage Range | 2.3 V to 5.5 V - compatible with single-cell Li-ion, USB 5 V, and 3.3 V system rails. |
| Output Voltage Range | 0.6 V to VIN - enables precise core voltage scaling down to sub-1 V for modern SoCs and ASICs. |
| Switching Frequency | 600 kHz or 1.2 MHz (pin-selectable); synchronizable 600 kHz–1.4 MHz - reduces EMI by aligning with system clocks. |
| Feedback Accuracy | ±1.5% over temperature - ensures stable regulation under load and thermal variation. |
| Quiescent Current | 680–900 µA (switching, no load) - minimizes standby power in always-on subsystems. |
| Thermal Shutdown | 140°C threshold with 15°C hysteresis - protects against sustained overload or poor PCB thermal design. |
Pinout & Package
ADP2118ACPZ-R7 is housed in a 16-lead, 4 mm × 4 mm LFCSP package with exposed thermal pad (EPAD) soldered to PGND for optimal heat dissipation. Pin 17 (EPAD) must be connected to the PCB ground plane via thermal vias per JEDEC 4-layer board guidelines (θJA = 38.3°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SYNC/MODE | Synchronization & mode control input | Accepts external clock (600 kHz–1.4 MHz) or selects CCM/PFM operation; determines phase shift (0°/180°) when synchronized. |
| FREQ | Frequency selection | Logic-high → 1.2 MHz; logic-low → 600 kHz - sets base switching frequency before sync override. |
| TRK | Voltage tracking input | Enables output to follow master rail (e.g., FPGA core/I/O sequencing); bias current ≤100 nA minimizes divider loading. |
| FB | Feedback voltage sense | Monitors resistor-divider output; regulates to 0.6 V reference with ±1.5% accuracy - defines final output voltage. |
| SW | Switch node output (pins 9,10,11) | Connects to inductor; carries high di/dt switching current - requires tight layout and low-inductance routing. |
| PGND (pins 6,7,8) | Power ground return | Low-impedance path for inductor current return and output capacitor discharge - separate from analog GND. |
| VIN (pin 14) | Bias supply input | Powers internal circuitry; bypassed with 0.1 µF capacitor and isolated from PVIN via 10 Ω resistor to reduce noise coupling. |
| EN (pin 15) | Precision enable input | 1.2 V typical turn-on threshold with 100 mV hysteresis; internal 1 MΩ pull-down prevents floating. |
| PGOOD (pin 16) | Open-drain power-good indicator | Asserts when FB reaches 105–115% of target; 16-cycle deglitch prevents false triggers during transients. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power FETs | 75 mΩ high-side P-MOSFET + 40 mΩ low-side N-MOSFET - eliminates external switch losses and simplifies BOM. |
| Adjustable Soft Start | Fixed 2048-clock-cycle ramp - limits inrush current without requiring external capacitor or resistor tuning. |
| Precharged Output Startup | Prevents reverse inductor current when VOUT > VREF at enable - avoids discharging pre-biased rails in multi-rail systems. |
| Voltage Tracking | TRK pin accepts 0–600 mV input with ±10 mV offset - enables precise sequencing between core and I/O supplies for FPGAs/ASICs. |
| Comprehensive Protection | UVLO (2.1 V fall / 2.2 V rise), OVP (0.66 V FB threshold), OCP (5.2 A peak limit), thermal shutdown (140°C) - ensures robust field operation. |
Applications
| FPGA Core Supply | USB-Powered Embedded System |
|---|---|
|
Use Scenario: Delivering tightly regulated 0.85 V/2 A to Xilinx Artix-7 FPGA core with dynamic load steps up to 2 A/µs. IC Role / Device Role / Timing Role: Primary step-down regulator providing dynamically scalable core voltage with tracking-enabled sequencing relative to 1.8 V I/O rail. Use Value: ±1.5% output accuracy and 1.2 MHz switching minimize output capacitance while maintaining <10 mV transient droop. |
Use Scenario: Converting 5 V USB input to 3.3 V for ARM Cortex-M7 microcontroller, Wi-Fi module, and sensor interface. IC Role / Device Role / Timing Role: Main system regulator supporting light-load PFM mode for <10 µA sleep current and fast wake-up response. Use Value: 680 µA quiescent current in FPWM mode extends battery life; PGOOD signal coordinates MCU reset and peripheral enable timing. |
| Industrial PLC I/O Module | Medical Patient Monitor Display |
|
Use Scenario: Generating isolated 2.5 V and 1.2 V rails from 24 V DC-DC intermediate bus using cascaded regulators. IC Role / Device Role / Timing Role: Secondary buck converter accepting 3.3 V intermediate rail; synchronized to system clock to suppress conducted EMI. Use Value: 600 kHz–1.4 MHz sync range allows alignment with 1 MHz system clock, reducing spectral peaks in EMC testing. |
Use Scenario: Powering LCD backlight driver and touch controller from 3.7 V Li-ion battery with strict ripple and noise requirements. IC Role / Device Role / Timing Role: Low-noise, high-efficiency point-of-load regulator with internal compensation and soft-start to avoid display flicker at power-on. Use Value: Internal compensation eliminates external type-II network; 2048-cycle soft start ensures monotonic VOUT rise without undershoot. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62130ARGTR | 3 A, 3–17 V input, fixed 1.2 V output; no adjustable FB, no TRK pin; 2.25 MHz switching. | Lacks voltage tracking and adjustable output - suitable only for fixed-voltage applications where sequencing is handled externally. | Select when board space is critical (2 mm × 2 mm QFN) and output voltage is static; not viable for adaptive core supplies. |
| RTQ2132BGQW | 3 A, 2.5–5.5 V input, 0.6–5.5 V adjustable output; 1.5 MHz max; includes spread-spectrum modulation. | Higher max switching frequency and built-in spread spectrum - better for EMI-sensitive medical displays but lacks hiccup-mode OCP. | Prefer for ultra-low EMI environments; verify OCP behavior matches fault-tolerance requirements of industrial PLCs. |
Compared with TPS62130ARGTR and RTQ2132BGQW, the ADP2118ACPZ-R7 uniquely combines adjustable output (0.6 V–VIN), precision tracking (TRK), and hiccup-mode overcurrent protection - making it optimal for FPGA/ASIC power sequencing where voltage margining and fault recovery are critical.
Availability
ADP2118ACPZ-R7 is available at Aetrix Electronics and suitable for FPGA core supplies, USB-powered embedded systems, and industrial PLC I/O modules requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for ADP2118ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and communications markets since 1965.
The ADP2118ACPZ-R7 belongs to Analog Devices' high-efficiency, low-quiescent-current DC-DC regulator product line - designed specifically for compact, thermally constrained point-of-load applications in portable and embedded systems.
FAQ
What is the minimum output voltage supported by the ADP2118ACPZ-R7?
The ADP2118ACPZ-R7 supports an output voltage as low as 0.6 V, set by the internal 0.6 V feedback reference and adjustable via external resistor divider on the FB pin. This enables direct powering of sub-1 V processor cores and advanced SoCs without external amplification or level-shifting circuitry.
Does the ADP2118ACPZ-R7 support synchronization to an external clock?
Yes, the ADP2118ACPZ-R7 supports external clock synchronization via the SYNC/MODE pin across 600 kHz to 1.4 MHz. When synchronized, it operates exclusively in continuous conduction mode (CCM), and phase shift (0° or 180°) is selected by the logic state of the FREQ pin - enabling EMI reduction in multi-regulator systems.
How does the ADP2118ACPZ-R7 handle startup into a precharged output?
The ADP2118ACPZ-R7 prevents reverse inductor current during startup into a precharged output by holding the high-side switch off until the soft-start voltage exceeds the FB pin voltage. This avoids discharging the pre-biased rail - critical in multi-rail systems where sequencing order must be preserved.
What protection features are integrated into the ADP2118ACPZ-R7?
The ADP2118ACPZ-R7 integrates undervoltage lockout (UVLO), overvoltage protection (OVP), overcurrent protection (OCP) with hiccup-mode recovery, thermal shutdown (140°C), and integrated soft start. These ensure safe operation under fault conditions including input brownout, output short, and sustained overload - without requiring external supervision circuitry.
Can the ADP2118ACPZ-R7 operate in pulse-frequency modulation (PFM) mode?
Yes, the ADP2118ACPZ-R7 supports PFM mode for improved light-load efficiency. When the SYNC/MODE pin is pulled low, PFM is enabled and automatically engages below the pulse-skipping threshold current. In this mode, switching frequency decreases dynamically to maintain regulation - reducing quiescent current to ~100 µA at no load.
ADP2118ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.3V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 3A
- Frequency - Switching:
- 600kHz, 1.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-LFCSP (4x4)
ADP2118ACPZ-R7 FAQ
1.How can I place an order for ADP2118ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2118ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2118ACPZ-R7 reliable?
The price and inventory of ADP2118ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2118ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP2118ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2118ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2118ACPZ-R7?
ADP2118ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2118ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2118ACPZ-R7?
For technical support, including ADP2118ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2118ACPZ-R7 requirements.
6.How does Aetrix verify that ADP2118ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP2118ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2118ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP2118ACPZ-R7?
All ADP2118ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2118ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2118ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADP2118ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2118ACPZ-R7 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
