My Inquiry
My Account
Analog Devices Inc. ADP2119ACPZ-1.8-R7
- Part No.:
- ADP2119ACPZ-1.8-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 10-VFDFN Exposed Pad, CSP
- Datasheet:
-
ADP2119ACPZ-1.8-R7.pdf
- Description:
- IC REG BUCK 1.8V 2A 10LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:779
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2119ACPZ-1.8-R7 from Analog Devices is a 2 A, synchronous step-down DC-to-DC regulator in a 10-lead 3 mm × 3 mm LFCSP_WD package, delivering fixed 1.8 V output from 2.3 V–5.5 V input with ±1.5% accuracy, 1.2 MHz switching frequency, and integrated high-side (145 mΩ) and low-side (70 mΩ) MOSFETs. It powers FPGA core rails and processor I/O domains in space-constrained portable electronics.
For engineers reviewing the ADP2119ACPZ-1.8-R7 datasheet, ADP2119ACPZ-1.8-R7 pinout, ADP2119ACPZ-1.8-R7 application, or ADP2119ACPZ-1.8-R7 equivalent, key selection criteria include fixed 1.8 V output, PFM/PWM mode selectability via SYNC/MODE pin, power-good flag, voltage tracking capability, and thermal shutdown with 150°C trip point.
Technical Context
The ADP2119ACPZ-1.8-R7 employs a current-mode, constant-frequency PWM architecture with slope compensation to ensure stability up to 100% duty cycle. Its dual-MOSFET topology integrates a P-channel high-side switch and N-channel synchronous rectifier, enabling high efficiency across load ranges.
Operation supports both forced PWM (FPWM) and pulse-frequency modulation (PFM) modes, selected by the SYNC/MODE pin voltage level. The device includes precision enable threshold (1.2 V typ.), integrated soft start (853 µs at 1.2 MHz), and voltage tracking via TRK pin for coordinated sequencing with master supplies.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 2 A continuous - supports high-current digital loads like FPGA cores without external current boosting. |
| Output Voltage | Fixed 1.8 V ±1.5% - eliminates external feedback resistors and ensures stable core supply for 1.8 V logic families. |
| Input Range | 2.3 V to 5.5 V - compatible with single-cell Li-ion, USB 5 V, and 3.3 V intermediate bus architectures. |
| Switching Frequency | 1.2 MHz fixed (±15%) - enables use of compact 1.5 µH inductors and reduces output ripple without audible noise. |
| High-Side RDS(on) | 145 mΩ max - minimizes conduction loss at full load, contributing to >90% peak efficiency at 1.8 V/2 A (VIN = 5 V). |
| Low-Side RDS(on) | 70 mΩ max - improves light-load efficiency in PFM mode by reducing synchronous rectifier losses. |
| Power-Good Flag | Open-drain PGOOD with 110% rising threshold and 2.5% hysteresis - provides reliable system reset signaling with built-in deglitching (16 clock cycles). |
| Thermal Protection | 150°C shutdown with 25°C hysteresis - prevents permanent damage during sustained overload or poor PCB thermal design. |
Pinout & Package
ADP2119ACPZ-1.8-R7 uses a 10-lead, 3 mm × 3 mm LFCSP_WD package with exposed thermal pad soldered to PCB ground plane for optimal thermal dissipation (θJA = 40°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Bias voltage input | Supplies internal circuitry; requires 0.1 µF bypass capacitor and 10 Ω series resistor to PVIN for noise isolation. |
| PVIN | Main power input | Connects directly to input source (2.3–5.5 V); bypassed to PGND with bulk capacitance for high di/dt current handling. |
| SW | Switch node | Drives external inductor; high dv/dt node requiring tight layout and minimal trace length to reduce EMI. |
| PGND | Power ground | Return path for high-current MOSFET switching; must be connected to dedicated power ground plane with low-inductance vias. |
| GND | Analog ground | Reference for FB, EN, TRK, and internal error amplifier; separated from PGND to avoid noise coupling into feedback loop. |
| FB | Feedback sense | Internally tied to 1.8 V output; not user-accessible on fixed-version parts - simplifies layout and eliminates resistor tolerance errors. |
| TRK | Voltage tracking input | Enables output to follow master supply (e.g., FPGA VCCINT) via external resistor divider; offset ≤ ±15 mV ensures accurate sequencing. |
| PGOOD | Power-good indicator | Open-drain output pulled high externally; asserts after soft start and when FB is within 105–115% of target, enabling safe system boot. |
| SYNC/MODE | Sync input / mode control | Accepts 1–2 MHz external clock for synchronization or sets FPWM (VIN) vs. PFM (GND) operation - critical for multi-rail EMI management. |
| EN | Enable input | 1.2 V precision threshold with 100 mV hysteresis; internal 1 MΩ pull-down prevents false turn-on; supports resistor-divider sequencing. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated soft start | Fixed 853 µs (at 1.2 MHz) limits inrush current during startup, preventing input rail collapse and avoiding overstress on input capacitors. |
| Voltage tracking (TRK) | Supports precise sequencing of ADP2119ACPZ-1.8-R7 output relative to master supply (e.g., 1.2 V core before 1.8 V I/O), essential for FPGA and ASIC power-up compliance. |
| PFM/PWM mode select | Configurable via SYNC/MODE pin voltage - enables high light-load efficiency (>85% at 10 mA) while maintaining low-noise FPWM operation under full load. |
| Comprehensive protection | Includes UVLO (2.3 V rising), OVP, OCP (3.5 A peak), and thermal shutdown - eliminates need for external fault management circuitry. |
| Startup with precharged output | Prevents reverse inductor current when VOUT is pre-biased; MOSFETs remain off until soft-start voltage exceeds FB, protecting downstream components. |
| ADIsimPower™ support | Full design tool integration enables rapid selection of external components (inductor, input/output caps) and simulation of transient response and efficiency. |
Applications
| FPGA Core Power Supply | Portable Media Processor Rail |
|---|---|
Use Scenario: Powers 1.8 V I/O banks of Xilinx Artix-7 or Intel Cyclone V FPGAs during configuration and active operation. IC Role / Device Role / Timing Role: Primary synchronous buck regulator delivering regulated 1.8 V with fast transient response to handle dynamic I/O switching currents. Use Value: Fixed 1.8 V output eliminates feedback resistor errors; TRK pin enables coordinated ramp-up with 1.2 V core rail, meeting FPGA sequencing requirements. |
Use Scenario: Supplies 1.8 V logic rail for mobile application processors (e.g., Qualcomm Snapdragon S4) in tablets and handheld devices. IC Role / Device Role / Timing Role: Compact, high-efficiency point-of-load converter operating from single-cell Li-ion (3.0–4.2 V) or boosted 3.3 V bus. Use Value: 1.2 MHz switching allows <2.0 mm height inductors; PFM mode extends battery runtime during video decode idle periods. |
| Industrial Sensor Node MCU Supply | Medical Imaging Front-End ASIC Bias |
Use Scenario: Provides clean 1.8 V supply to ultra-low-power microcontrollers (e.g., ARM Cortex-M0+) in battery-operated wireless sensor nodes. IC Role / Device Role / Timing Role: Always-on regulator with <2 µA shutdown current and precision enable threshold for wake-on-event functionality. Use Value: 2 µA shutdown current preserves battery life over multi-year deployments; EN hysteresis prevents oscillation near turn-on threshold. |
Use Scenario: Powers analog front-end ASICs in portable ultrasound or MRI subsystems requiring low-noise, tightly regulated 1.8 V bias. IC Role / Device Role / Timing Role: Low-ripple, high-PSRR DC-DC stage preceding LDO post-regulation for sensitive analog circuits. Use Value: 1.2 MHz fixed frequency avoids interference with baseband sampling clocks; integrated compensation simplifies filter design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62172DRCT | 1.8 V fixed, 0.6–5.5 V input, 0.5 A max, 2.25 MHz switching, no TRK pin, different package (10-pin WSON). | Limited to lower current; lacks voltage tracking and thermal performance margin for sustained 2 A loads. | Select only for space-constrained, sub-1 A applications where TRK and thermal robustness are unnecessary. |
| RT8059NGQW | 1.8 V fixed, 2.5–5.5 V input, 2 A, 1.5 MHz, no PFM mode, no TRK, different protection set (no OVP). | No light-load efficiency optimization; missing tracking and overvoltage protection reduces system-level safety margin. | Consider only if strict 1.5 MHz sync is required and PFM operation is not needed in battery-powered use cases. |
Compared with TPS62172DRCT and RT8059NGQW, ADP2119ACPZ-1.8-R7 uniquely combines 2 A capability, 1.8 V fixed output, voltage tracking, PFM/PWM mode flexibility, and comprehensive protection - making it suitable for FPGA, processor, and medical ASIC applications demanding reliability and sequencing control.
Availability
ADP2119ACPZ-1.8-R7 is available at Aetrix Electronics and suitable for FPGA power delivery, portable processor rails, industrial sensor nodes, and medical imaging subsystems requiring stable component supply, long-term lifecycle support, and consistent parametric performance.
Supply support for ADP2119ACPZ-1.8-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets with precision power, signal chain, and RF solutions.
The ADP2119ACPZ-1.8-R7 belongs to Analog Devices' ADP2119/ADP2120 family of compact, high-efficiency synchronous buck regulators designed for point-of-load conversion in space- and power-sensitive applications such as portable computing and instrumentation.
FAQ
What is the maximum continuous output current of the ADP2119ACPZ-1.8-R7?
The ADP2119ACPZ-1.8-R7 delivers up to 2 A continuous output current under typical thermal conditions (θJA = 40°C/W, TA = 25°C). This rating assumes proper PCB layout with the exposed pad soldered to a thermal ground plane and adequate airflow. Derating applies above +85°C ambient.
Does the ADP2119ACPZ-1.8-R7 require external feedback resistors?
No. The ADP2119ACPZ-1.8-R7 is a fixed-output variant with internal feedback network set to 1.8 V. The FB pin is internally connected to the output and not accessible for adjustment - eliminating resistor tolerance errors and simplifying PCB layout compared to adjustable versions.
How does the SYNC/MODE pin configure PFM versus FPWM operation on the ADP2119ACPZ-1.8-R7?
When SYNC/MODE is pulled to GND, the ADP2119ACPZ-1.8-R7 operates in PFM mode at light loads to maximize efficiency. When pulled to VIN, it forces continuous FPWM operation regardless of load - useful for EMI-sensitive systems requiring fixed-frequency switching.
Can the ADP2119ACPZ-1.8-R7 safely start up with a precharged output capacitor?
Yes. The ADP2119ACPZ-1.8-R7 includes dedicated circuitry that detects precharged VOUT and holds both MOSFETs off until the soft-start voltage exceeds the FB voltage - preventing reverse inductor current and potential discharge of the output capacitor during turn-on.
What protection features are integrated into the ADP2119ACPZ-1.8-R7?
The ADP2119ACPZ-1.8-R7 integrates undervoltage lockout (UVLO), overvoltage protection (OVP), overcurrent protection (OCP) with 3.5 A peak limit, and thermal shutdown at 150°C with 25°C hysteresis - providing complete fault coverage without external components.
ADP2119ACPZ-1.8-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.3V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.8V
- Voltage - Output (Max):
- -
- Current - Output:
- 2A
- Frequency - Switching:
- 1.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-LFCSP-WD (3x3)
ADP2119ACPZ-1.8-R7 FAQ
1.How can I place an order for ADP2119ACPZ-1.8-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2119ACPZ-1.8-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2119ACPZ-1.8-R7 reliable?
The price and inventory of ADP2119ACPZ-1.8-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2119ACPZ-1.8-R7 is usually 5 days.
3.What payment methods are accepted for ADP2119ACPZ-1.8-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2119ACPZ-1.8-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2119ACPZ-1.8-R7?
ADP2119ACPZ-1.8-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2119ACPZ-1.8-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2119ACPZ-1.8-R7?
For technical support, including ADP2119ACPZ-1.8-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2119ACPZ-1.8-R7 requirements.
6.How does Aetrix verify that ADP2119ACPZ-1.8-R7 is sourced from the original manufacturer or authorized distributors?
All ADP2119ACPZ-1.8-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2119ACPZ-1.8-R7 meets industry standards.
7.What is the process for return or replacement of ADP2119ACPZ-1.8-R7?
All ADP2119ACPZ-1.8-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2119ACPZ-1.8-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2119ACPZ-1.8-R7 part is unused and in its original packaging.
Return procedure for ADP2119ACPZ-1.8-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2119ACPZ-1.8-R7 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
