My Inquiry
My Account
Analog Devices Inc. ADP2120ACPZ-R7
- Part No.:
- ADP2120ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 10-VFDFN Exposed Pad, CSP
- Datasheet:
-
ADP2120ACPZ-R7.pdf
- Description:
- IC REG BUCK ADJ 1.25A 10LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:10,308
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2120ACPZ-R7 from Analog Devices is a 1.25 A, 1.2 MHz synchronous step-down DC-DC regulator in a 10-lead 3 mm × 3 mm LFCSP_WD package. It operates from 2.3 V to 5.5 V input, delivers adjustable output down to 0.6 V with ±1.5% accuracy, and integrates high-side (145 mΩ) and low-side (70 mΩ) MOSFETs for high-efficiency point-of-load conversion in space-constrained applications.
For engineers reviewing the ADP2120ACPZ-R7 datasheet, ADP2120ACPZ-R7 pinout, ADP2120ACPZ-R7 application, or ADP2120ACPZ-R7 equivalent, key selection criteria include its PFM/PWM mode selectability, voltage tracking capability, power-good flag, integrated soft start, and thermal/overcurrent/UVLO protection - all critical for reliable low-voltage rail generation in portable and embedded systems.
Technical Context
The ADP2120ACPZ-R7 employs a current-mode, constant-frequency PWM architecture with slope compensation to ensure stability up to 100% duty cycle. Its peak-current limit is 1.6–2.4 A (typical 2 A), and it supports synchronization from 1 MHz to 2 MHz via the SYNC/MODE pin.
It features dual-mode operation: fixed-frequency PWM for medium-to-full loads and pulse-frequency modulation (PFM) for light-load efficiency optimization. The TRK pin enables precise voltage tracking of master rails, while the internal 0.6 V reference and FB pin support accurate output regulation across temperature and line/load variations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 1.25 A continuous - sufficient for powering FPGA I/O banks or microcontroller cores without external current boosting. |
| Input Voltage Range | 2.3 V to 5.5 V - compatible with single-cell Li-ion, USB 5 V, and 3.3 V system rails. |
| Switching Frequency | 1.2 MHz fixed (±10%) - enables use of compact 1.5 µH inductors and reduces output ripple without requiring large LC filters. |
| Feedback Reference | 0.6 V ±1.5% - sets output voltage via resistor divider; enables 1.0 V to 3.3 V fixed options or fully adjustable outputs. |
| Integrated MOSFETs | 145 mΩ high-side / 70 mΩ low-side - eliminates external power switches and improves full-load efficiency (>90% at 1.2 V/1 A, VIN = 3.3 V). |
| Protection Features | UVLO (2.2 V), OVP, OCP, thermal shutdown, and PGOOD flag - ensures robust operation under fault conditions and enables safe system sequencing. |
| Quiescent Current | 680–900 µA (switching, no load) - minimizes standby power loss in battery-powered devices. |
Pinout & Package
ADP2120ACPZ-R7 uses a 10-lead, 3 mm × 3 mm LFCSP_WD package with exposed thermal pad soldered to PCB ground plane for optimal thermal dissipation (θJA = 40°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Bias supply input | Provides gate drive bias; requires 0.1 µF bypass capacitor and 10 Ω series resistor to PVIN for noise isolation. |
| PVIN | Main power input | Connects directly to input source; bypassed to PGND with bulk capacitance (e.g., 22 µF X5R). |
| SW | Switch node | Drives external inductor; high dv/dt node requiring tight layout and minimal trace length. |
| PGND | Power ground | High-current return path for MOSFETs; must be connected to dedicated power ground plane with low-inductance vias. |
| GND | Analog ground | Reference for feedback and control circuitry; kept separate from PGND until joined at single point near EXPOSED PAD. |
| FB | Feedback sense | Monitors output via resistor divider; regulates VOUT to 0.6 V reference with ±1.5% accuracy. |
| TRK | Voltage tracking input | Enables output to follow master rail (e.g., FPGA core voltage); offset ≤ ±15 mV ensures tight tracking accuracy. |
| PGOOD | Open-drain status flag | Asserts after soft start and when FB is within 105–115% of target; used for system power sequencing and fault detection. |
| SYNC/MODE | Sync clock or mode select | Accepts 1–2 MHz external clock for synchronization; tied to VIN for forced PWM, GND for PFM enable. |
| EN | Enable with precision threshold | Turns on at 1.2 V (±100 mV hysteresis); internal 1 MΩ pull-down prevents floating activation. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable output voltage (0.6 V to VIN) | Supports wide range of digital IC supply requirements including 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V rails using standard resistor dividers. |
| Voltage tracking (TRK pin) | Enables coordinated ramp-up/down with master supplies (e.g., FPGA core/I/O), preventing reverse current and ensuring safe power sequencing. |
| Integrated soft start (1024 clock cycles) | Controls output rise time (~853 µs at 1.2 MHz) to limit inrush current and prevent input rail droop during startup. |
| Startup with precharged output | Prevents reverse inductor current by holding both MOSFETs off until soft-start voltage exceeds FB voltage - avoids discharging pre-biased outputs. |
| Current-mode control with slope compensation | Ensures loop stability across full duty cycle range and enables use of smaller inductors without subharmonic oscillation risk. |
Applications
| Point-of-Load Regulation | FPGA & ASIC Power Sequencing |
|---|---|
Use Scenario: Local DC-DC conversion for processor I/O banks or memory interfaces where board space and thermal constraints prohibit discrete solutions. IC Role / Device Role / Timing Role: Primary buck regulator delivering stable 1.8 V or 2.5 V at up to 1.25 A with fast transient response and low output ripple. Use Value: Integrated MOSFETs and 1.2 MHz switching reduce solution size by >40% vs. controller + external FET designs; PFM mode extends battery life in idle states. | Use Scenario: Coordinating power-up of multiple voltage domains (e.g., FPGA core, I/O, auxiliary) to meet strict sequencing requirements. IC Role / Device Role / Timing Role: Slave regulator tracking master core voltage via TRK pin, enabling simultaneous ramp with <±15 mV offset. Use Value: Eliminates need for external tracking circuits or sequencer ICs; simplifies BOM and improves reliability of multi-rail systems. |
| Portable Consumer Electronics | Industrial Sensor Nodes |
Use Scenario: Power management in compact handheld devices (e.g., wearables, Bluetooth headsets) operating from single-cell Li-ion batteries. IC Role / Device Role / Timing Role: Efficient step-down from 3.6–4.2 V battery to 1.2 V or 1.5 V logic rails, dynamically switching between PWM and PFM modes. Use Value: 680–900 µA quiescent current in active mode and <2 µA shutdown current maximize runtime; small LFCSP package fits tight layouts. | Use Scenario: Remote sensor nodes powered by energy harvesting or long-life batteries requiring ultra-low standby power and robust fault handling. IC Role / Device Role / Timing Role: Primary power converter with UVLO, thermal shutdown, and PGOOD monitoring for autonomous operation in unattended environments. Use Value: Built-in protections eliminate need for external supervision circuits; 125°C junction rating supports deployment in hot industrial enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62125DSGR | 1.2 A output, 2.0–5.5 V input, 2.25 MHz switching, 17 µA quiescent current in PFM mode | Lower IQ enables longer battery life in ultra-low-power sleep states; higher fSW allows smaller inductors but increases switching losses at full load | Select when minimum standby power is critical and full-load efficiency is secondary. |
| MP2143GJ-Z | 2 A output, 2.5–5.5 V input, 1.5 MHz switching, no PFM mode, integrated soft start and PGOOD | Higher current rating suits more demanding loads; lacks voltage tracking and PFM, limiting flexibility in multi-rail or battery systems | Select when higher output current is required and tracking/PFM are not needed. |
Compared with TPS62125DSGR and MP2143GJ-Z, ADP2120ACPZ-R7 offers balanced performance: its 1.25 A rating and 1.2 MHz switching provide optimal size-efficiency trade-off, while TRK, PFM, and precision EN threshold deliver superior system-level integration for FPGA, portable, and industrial applications.
Availability
ADP2120ACPZ-R7 is available at Aetrix Electronics and suitable for point-of-load conversion, FPGA power sequencing, portable electronics, and industrial sensor nodes requiring stable component supply, consistent parametric performance, and long-term manufacturability.
Supply support for ADP2120ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The ADP2120ACPZ-R7 belongs to Analog Devices' ADP21xx family of compact, high-efficiency synchronous buck regulators designed specifically for low-voltage, high-density point-of-load applications in portable and embedded systems.
FAQ
What is the maximum output current supported by the ADP2120ACPZ-R7?
The ADP2120ACPZ-R7 supports a continuous output current of 1.25 A. This rating is validated across the full input voltage range (2.3 V to 5.5 V) and ambient temperature range (−40°C to +125°C), with thermal derating applied above 85°C junction temperature. Peak current limit is specified at 1.6–2.4 A depending on input voltage and temperature.
Does the ADP2120ACPZ-R7 support output voltage tracking, and how is it implemented?
Yes, the ADP2120ACPZ-R7 supports voltage tracking via the TRK pin. When a resistor divider from a master supply is connected to TRK, the internal error amplifier regulates FB to match the TRK voltage with ≤±15 mV offset. If tracking is unused, TRK must be tied to VIN. This feature enables precise sequencing for FPGA core/I/O rails without external components.
What protection features are integrated into the ADP2120ACPZ-R7?
The ADP2120ACPZ-R7 integrates undervoltage lockout (UVLO), overvoltage protection (OVP), overcurrent protection (OCP), thermal shutdown, and a power-good (PGOOD) flag. UVLO activates below 2.2 V (rising), OCP limits peak switch current to ~2 A, and thermal shutdown triggers at 150°C with 25°C hysteresis - all implemented internally without external components.
Can the ADP2120ACPZ-R7 operate with a precharged output capacitor?
Yes, the ADP2120ACPZ-R7 supports startup with a precharged output. During enable, it monitors the FB pin and holds both MOSFETs off until the internal soft-start voltage exceeds the precharged FB voltage, preventing reverse inductor current and avoiding discharge of the output capacitor - critical for hot-swap and multi-rail systems.
How does the ADP2120ACPZ-R7 handle light-load efficiency, and what modes are available?
The ADP2120ACPZ-R7 supports selectable PWM or PFM operation via the SYNC/MODE pin. In PFM mode (SYNC/MODE = GND), switching frequency scales downward under light loads to maintain high efficiency - achieving >85% efficiency at 10 mA output. In PWM mode (SYNC/MODE = VIN), it operates continuously at 1.2 MHz for lowest output ripple and best transient response.
ADP2120ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.3V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 1.25A
- Frequency - Switching:
- 1.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-LFCSP-WD (3x3)
ADP2120ACPZ-R7 FAQ
1.How can I place an order for ADP2120ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2120ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2120ACPZ-R7 reliable?
The price and inventory of ADP2120ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2120ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP2120ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2120ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2120ACPZ-R7?
ADP2120ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2120ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2120ACPZ-R7?
For technical support, including ADP2120ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2120ACPZ-R7 requirements.
6.How does Aetrix verify that ADP2120ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP2120ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2120ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP2120ACPZ-R7?
All ADP2120ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2120ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2120ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADP2120ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2120ACPZ-R7 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
