My Inquiry
My Account
Analog Devices Inc. ADP2140ACPZ1528R7
- Part No.:
- ADP2140ACPZ1528R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad, CSP
- Datasheet:
-
ADP2140ACPZ1528R7.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:3,379
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2140ACPZ1528R7 from Analog Devices is a dual-output power management IC integrating a 600 mA synchronous buck regulator and a 300 mA low-noise LDO in a single 10-lead 3 mm × 3 mm LFCSP package. It operates from 2.3 V to 5.5 V input, delivers buck output from 1.0 V to 3.3 V and LDO output from 0.8 V to 3.3 V, and achieves 3 MHz switching frequency with 20 μA quiescent current in PSM mode - ideal for space-constrained, battery-powered mobile devices requiring clean, sequenced dual-rail power.
For engineers reviewing the ADP2140ACPZ1528R7 datasheet, ADP2140ACPZ1528R7 pinout, ADP2140ACPZ1528R7 application, or ADP2140ACPZ1528R7 equivalent, key selection criteria include its integrated buck+LDO architecture, 110 mV LDO dropout at 300 mA, 65 dB PSRR at 10 kHz, power-good signaling, and user-selectable enable sequencing - all critical for portable audio, camera, and media player power design.
Technical Context
The ADP2140ACPZ1528R7 employs a proprietary high-speed current-mode PWM control scheme for the buck section, enabling excellent transient response and stability across load and line variations. Its variable-frequency power-save mode (PSM) reduces switching frequency under light loads to minimize quiescent current without compromising regulation accuracy.
The LDO operates in split-supply mode with VIN2 as low as 1.65 V, supporting direct connection to the buck output to improve system efficiency and reduce thermal dissipation. Both regulators feature internal compensation, soft start, undervoltage lockout, and independent enable inputs for flexible power sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Current | 600 mA - supports core logic or RF subsystems without external current boosting |
| LDO Output Current | 300 mA - sufficient for noise-sensitive analog circuits like ADCs or audio codecs |
| Switching Frequency | 2.55–3.15 MHz - enables use of compact 1 µH inductors and small ceramic capacitors |
| LDO Dropout Voltage | 110 mV @ 300 mA - minimizes headroom loss when powered from buck output |
| PSRR @ 10 kHz | 65 dB - suppresses switching noise from buck stage before reaching sensitive analog loads |
| Quiescent Current (Buck) | 20 μA in PSM mode - extends battery life in standby or low-activity states |
| Power-Good Accuracy | ±6% hysteresis with 92%/86% rising/falling thresholds - ensures reliable system reset timing |
Pinout & Package
ADP2140ACPZ1528R7 is housed in a 10-lead, 0.75 mm profile, 3 mm × 3 mm LFCSP package with an exposed thermal pad electrically connected to PGND - requiring PCB-level ground plane connection for optimal thermal performance and EMI control.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - PGND | Power Ground | Main return path for buck switch current; must be low-impedance and thermally coupled to exposed pad |
| 2 - SW | Switch Node | Connection between internal FETs and external inductor; high dv/dt node requiring tight layout |
| 3 - AGND | Analog Ground | Reference for feedback and LDO circuitry; isolated from PGND to prevent noise coupling |
| 4 - FB | Buck Feedback Input | Resistor-divider input setting buck output voltage; high-impedance, sensitive to noise |
| 5 - VIN2 | LDO Input Supply | Accepts 1.65–5.5 V; can be tied to buck output for efficient post-regulation |
| 6 - VOUT2 | LDO Output | Regulated low-noise rail; requires ≥0.7 µF output capacitor with ≤1 Ω ESR |
| 7 - EN2 | LDO Enable | Logic-high enables LDO; left unconnected for autosequencing with EN1 |
| 8 - EN1 | Buck Enable / Sequencing Trigger | Enables buck; in autosequencing mode, rising edge initiates both rails with programmable delay |
| 9 - PG | Open-Drain Power-Good | Asserts high when both outputs are within ±8% of target; requires external pull-up |
| 10 - VIN1 | Buck Input Supply | Primary input (2.3–5.5 V); powers buck stage and internal bias circuitry |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Buck + LDO | Single-chip dual-rail solution eliminates discrete LDO and reduces BOM count by ≥4 components |
| Low-Noise LDO (40 μV rms) | Meets stringent noise requirements for precision analog signal chains and high-fidelity audio |
| Programmable Power Sequencing | EN1/EN2 pins support manual, autosequence, or independent enable modes - no external logic needed |
| Ultra-Low Shutdown Current (<0.3 μA) | Minimizes battery drain during deep sleep, critical for always-on sensor nodes and wearables |
| Internal Compensation | Eliminates external compensation network, simplifying layout and improving production yield |
| Thermal & Short-Circuit Protection | 150°C shutdown with 20°C hysteresis and cycle-by-cycle current limiting ensure robust field operation |
Applications
| Mobile Phone Power Management | Digital Camera Core Supply |
|---|---|
|
Use Scenario: Dual-rail power for application processor (1.2 V core) and image sensor interface (1.8 V I/O) in slim smartphone designs. IC Role / Device Role / Timing Role: ADP2140ACPZ1528R7 provides tightly regulated, sequenced buck and LDO outputs with integrated PG signaling for coordinated SoC boot. Use Value: Reduces solution size by >30% vs. discrete buck+LDO, while 65 dB PSRR prevents switching noise from corrupting image sensor analog front-end. |
Use Scenario: Clean, low-noise supply for CMOS image sensor analog block and ISP core in compact digital cameras. IC Role / Device Role / Timing Role: ADP2140ACPZ1528R7 delivers 1.2 V buck rail for ISP and 2.8 V LDO rail for sensor analog circuitry with <40 μV rms noise. Use Value: LDO's 110 mV dropout allows direct tie to buck output, eliminating intermediate rail and reducing thermal load on camera PCB. |
| Portable Audio Codec Supply | Wearable Sensor Hub Power |
|
Use Scenario: Ultra-low-noise bias for stereo audio DAC/ADC and headphone amplifier in Bluetooth headphones. IC Role / Device Role / Timing Role: ADP2140ACPZ1528R7 supplies 3.3 V LDO output (VOUT2) with 40 μV rms noise and 55 dB PSRR at 100 kHz to preserve SNR. Use Value: Enables >100 dB THD+N performance without additional LC filtering, saving board space and cost. |
Use Scenario: Long-life dual-rail power for ultra-low-power MCU (1.8 V), MEMS sensors (2.5 V), and BLE radio (3.0 V) in fitness trackers. IC Role / Device Role / Timing Role: ADP2140ACPZ1528R7 delivers 1.8 V buck and 2.5 V LDO outputs with 20 μA PSM quiescent current and <0.3 μA shutdown. Use Value: Extends battery life to >7 days in active monitoring mode, validated across −40°C to +85°C ambient range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62740DRYR | Single 300 mA buck only; no integrated LDO; 3.6 μA IQ in DCM mode | Suitable for simpler single-rail systems; lacks LDO noise suppression for analog loads | Select when only one regulated rail is required and lowest IQ dominates design priority |
| MAX8640YETA+ | 2× 600 mA bucks; no LDO; 25 μA IQ; 2.25 MHz fixed frequency | Targets dual-core processors; cannot replace LDO function for noise-sensitive peripherals | Choose for higher-current dual-buck needs where post-regulation noise filtering is handled externally |
Compared with TPS62740DRYR and MAX8640YETA+, ADP2140ACPZ1528R7 uniquely combines buck + LDO in one die with 65 dB PSRR and 40 μV rms noise - making it the only option that eliminates external LDOs while meeting analog signal chain noise budgets.
Availability
ADP2140ACPZ1528R7 is available at Aetrix Electronics and suitable for mobile phones, digital cameras, portable audio devices, and wearable sensor hubs requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for ADP2140ACPZ1528R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with engineering expertise spanning power management, precision conversion, and RF technologies.
The ADP2140ACPZ1528R7 belongs to Analog Devices' low-quiescent-current PMIC product line, designed specifically for battery-powered portable electronics demanding minimal standby power, small footprint, and clean dual-rail generation without external filtering.
FAQ
What is the recommended input capacitor for ADP2140ACPZ1528R7?
The ADP2140ACPZ1528R7 requires a minimum 7.5 µF input capacitor (10 µF typical) rated for ≥6.3 V with X5R/X7R dielectric and ≤10 mΩ ESR. This ensures stable operation across temperature and load transients while minimizing input ripple and preventing UVLO false triggering during high di/dt events.
Can ADP2140ACPZ1528R7 operate with VIN2 supplied directly from its own buck output?
Yes - ADP2140ACPZ1528R7 supports split-supply LDO operation where VIN2 is connected to VOUT (buck output). This configuration improves overall efficiency and reduces thermal stress, provided the buck output voltage exceeds the LDO's minimum input requirement (VOUT2 + 0.3 V) and remains within 1.65–5.5 V range.
What is the maximum allowable junction temperature for ADP2140ACPZ1528R7?
The ADP2140ACPZ1528R7 has a maximum junction temperature of +125°C, with thermal shutdown activating at +150°C (150°C rising threshold, 130°C falling due to 20°C hysteresis). Designers must maintain TJ ≤ 125°C under worst-case load and ambient conditions using the θJA = 35.3°C/W rating and appropriate PCB copper area.
How does the power-good (PG) pin behave during startup and fault conditions for ADP2140ACPZ1528R7?
The ADP2140ACPZ1528R7 PG pin is open-drain and asserts high only when both VOUT and VOUT2 reach ≥92% of their nominal values and remain stable. It pulls low if either output drops below 86% of nominal, providing synchronized reset signaling to host processors without external supervision circuitry.
Is ADP2140ACPZ1528R7 pin-compatible with other members of the ADP2140 family?
Yes - ADP2140ACPZ1528R7 shares identical 10-lead LFCSP pinout, footprint, and thermal pad configuration with all ADP2140 variants (e.g., ADP2140ACPZ-1-R7, ADP2140ACPZ-2-R7). Output voltage options differ per variant, but PCB layout, external components, and enable sequencing logic remain fully interchangeable.
ADP2140ACPZ1528R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 1.5V, 600mA
- Voltage/Current - Output 2:
- 2.8V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-LFCSP-WD (3x3)
ADP2140ACPZ1528R7 FAQ
1.How can I place an order for ADP2140ACPZ1528R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2140ACPZ1528R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2140ACPZ1528R7 reliable?
The price and inventory of ADP2140ACPZ1528R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2140ACPZ1528R7 is usually 5 days.
3.What payment methods are accepted for ADP2140ACPZ1528R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2140ACPZ1528R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2140ACPZ1528R7?
ADP2140ACPZ1528R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2140ACPZ1528R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2140ACPZ1528R7?
For technical support, including ADP2140ACPZ1528R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2140ACPZ1528R7 requirements.
6.How does Aetrix verify that ADP2140ACPZ1528R7 is sourced from the original manufacturer or authorized distributors?
All ADP2140ACPZ1528R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2140ACPZ1528R7 meets industry standards.
7.What is the process for return or replacement of ADP2140ACPZ1528R7?
All ADP2140ACPZ1528R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2140ACPZ1528R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2140ACPZ1528R7 part is unused and in its original packaging.
Return procedure for ADP2140ACPZ1528R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2140ACPZ1528R7 Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
