My Inquiry
My Account
Analog Devices Inc. ADP2140ACPZ1815R7
- Part No.:
- ADP2140ACPZ1815R7
- Manufacturer:
- Analog Devices Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 10-VFDFN Exposed Pad, CSP
- Datasheet:
-
ADP2140ACPZ1815R7.pdf
- Description:
- IC REG DL BUCK/LNR SYNC 10LFCSP
- Quantity:
- Payment:
- Shipping:
Inventory:2,412
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2140ACPZ1815R7 from Analog Devices is a dual-output power management IC integrating a 600 mA synchronous buck regulator and a 300 mA low-noise LDO in a single 10-lead 3 mm × 3 mm LFCSP package. It operates from 2.3 V to 5.5 V input, delivers 1.8 V buck output and 1.5 V LDO output (per part number suffix), and features 3 MHz switching frequency, 20 μA quiescent current in PSM mode, and 110 mV dropout at full LDO load - optimized for battery-powered portable electronics requiring compact, high-efficiency dual-rail power.
For engineers reviewing the ADP2140ACPZ1815R7 datasheet, ADP2140ACPZ1815R7 pinout, ADP2140ACPZ1815R7 application, or ADP2140ACPZ1815R7 equivalent, key selection criteria include verified dual-output sequencing capability, measured PSRR of 65 dB at 10 kHz on the LDO, confirmed 70 ns minimum on-time for high VIN/VOUT ratios, documented thermal shutdown at 150°C, and validated soft-start time of 150 μs for buck output under 600 mA load.
Technical Context
The ADP2140ACPZ1815R7 implements a proprietary high-speed current-mode PWM control scheme for the buck section, enabling stable operation with fast transient response and automatic transition to pulse-skipping mode (PSM) below 100 mA load to minimize quiescent current. Its LDO operates in split-supply configuration, accepting VIN2 as low as 1.65 V - allowing direct connection to the buck output to maximize system efficiency.
Power sequencing is user-configurable via two independent enable inputs (EN1, EN2), supporting autosequencing where the higher-voltage rail enables first, or logic-controlled independent activation. The integrated power-good (PG) open-drain signal asserts only after both outputs stabilize within ±8% of nominal values, with 5 ms delay between buck and LDO startup in PWM mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Buck Output Voltage | 1.8 V fixed - eliminates external feedback resistor network, reduces BOM count and layout sensitivity. |
| LDO Output Voltage | 1.5 V fixed - factory-trimmed to ±1% initial accuracy, enabling precise core voltage for low-power MCUs or sensors. |
| Switching Frequency | 3.0 MHz typical - permits use of sub-1 μH inductors and small ceramic capacitors, minimizing solution footprint to ~90 mm². |
| Buck Quiescent Current | 20 μA in PSM mode - extends battery runtime in standby states without compromising wake-up responsiveness. |
| LDO Dropout Voltage | 110 mV @ 300 mA - allows operation with minimal headroom, e.g., powering 1.5 V LDO from 1.8 V buck output with 300 mV margin. |
| PSRR (LDO) | 65 dB @ 10 kHz - suppresses switching noise from upstream buck stage, critical for noise-sensitive analog/RF circuits. |
| Output Noise (LDO) | 50 μV rms @ 1.8 V - ensures clean supply for precision ADCs, audio codecs, or PLLs without additional filtering. |
Pinout & Package
ADP2140ACPZ1815R7 uses a 10-lead 0.75 mm × 3 mm × 3 mm LFCSP package with exposed thermal pad electrically connected to PGND. The pad must be soldered to a PCB ground plane for optimal thermal performance and EMI reduction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (PGND) | Power Ground | Main return path for buck switch current; must be low-inductance connection to PCB ground plane. |
| 2 (SW) | Switch Node | Connection between internal FETs and external inductor; high dv/dt node requiring tight layout and guard ring. |
| 3 (AGND) | Analog Ground | Reference for FB and LDO feedback; isolated from PGND at board level to prevent noise coupling. |
| 4 (FB) | Buck Feedback Input | Monitors buck output via resistive divider; not used in fixed-output variants like ADP2140ACPZ1815R7. |
| 5 (VIN2) | LDO Input Supply | Accepts 1.65–5.5 V; commonly tied to buck output to enable post-regulation and noise filtering. |
| 6 (VOUT2) | LDO Output | Delivers regulated 1.5 V; requires ≥1 μF ceramic output capacitor with ≤1 Ω ESR for stability. |
| 7 (EN2) | LDO Enable Control | Logic-high enables LDO; left unconnected for autosequencing mode where EN1 controls both rails. |
| 8 (EN1) | Buck Enable / Sequencing Trigger | Primary enable; rising edge initiates buck startup and, if EN2 floating, triggers LDO after 5 ms delay. |
| 9 (PG) | Power-Good Indicator | Open-drain output pulled low until both VOUT and VOUT2 reach 92% of nominal; requires external pull-up. |
| 10 (VIN1) | Buck Input Supply | Accepts 2.3–5.5 V; requires ≥10 μF input capacitance with ≤10 mΩ ESR for ripple suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Buck + LDO | Single-chip dual-rail solution reduces component count by ≥7 parts versus discrete regulators, cutting PCB area by >40%. |
| Autosequencing Capability | EN1-only startup configures deterministic power-up order (buck first, then LDO after 5 ms), eliminating need for external timers. |
| Ultra-Low LDO Quiescent Current | 22 μA at zero load - preserves battery life in always-on sensor nodes or real-time clock backup supplies. |
| High PSRR at 10 kHz | 65 dB attenuation of buck switching noise at 10 kHz - enables clean 1.5 V supply for RF transceivers without LC filters. |
| Thermal & Overcurrent Protection | 150°C junction shutdown with 20°C hysteresis and 1.3 A buck current limit - prevents damage during short-circuit or overload events. |
Applications
| Mobile Handsets | Digital Audio Players |
|---|---|
Use Scenario: Dual-rail power for application processor (1.8 V core) and audio codec (1.5 V I/O). IC Role / Device Role / Timing Role: ADP2140ACPZ1815R7 provides sequenced, low-noise supplies with PG confirmation before SoC boot. Use Value: Eliminates discrete LDO needed for codec noise immunity, reducing bill-of-materials and improving PSRR over 60 dB at 10 kHz. |
Use Scenario: Powering NAND flash memory (1.8 V) and DAC/ADC (1.5 V) in portable music players. IC Role / Device Role / Timing Role: ADP2140ACPZ1815R7 delivers tightly regulated rails with <1.5% output accuracy and 50 μV rms LDO noise. Use Value: Enables high-fidelity audio playback by suppressing switching artifacts that would otherwise manifest as audible hiss. |
| Smart Wearables | IoT Sensor Nodes |
Use Scenario: Compact power solution for BLE SoC (1.8 V) and environmental sensor (1.5 V) in wrist-worn devices. IC Role / Device Role / Timing Role: ADP2140ACPZ1815R7 operates from single Li+ cell (2.3–4.2 V) with 20 μA PSM quiescent current. Use Value: Extends battery life beyond 7 days in sleep mode while maintaining fast wake-up via 150 μs soft-start. |
Use Scenario: Always-on supply for ultra-low-power MCU (1.8 V) and analog front-end (1.5 V) in battery-operated sensors. IC Role / Device Role / Timing Role: ADP2140ACPZ1815R7 provides 110 mV LDO dropout and 22 μA zero-load IQ for minimal voltage headroom. Use Value: Enables operation down to 1.65 V VIN2, allowing LDO to remain active even as buck output droops near end-of-life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output PMIC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62740DRYR | Single-output 300 mA buck only; no integrated LDO; 3.6 V max input; 3.3 μA IQ in hibernate mode. | Requires external LDO for second rail; lacks PG and sequencing; suited for simpler, ultra-low-IQ systems. | Select when only one regulated rail is needed and lowest possible shutdown current (<500 nA) is critical. |
| MAX8640YETA+ | Fixed 1.8 V/1.5 V dual buck (no LDO); 2.6–5.5 V input; 24 μA IQ; 2.25 MHz switching frequency. | Higher EMI due to lack of LDO post-filtering; less effective for noise-sensitive analog loads. | Select when both rails require switching regulation and board space allows larger inductors (≥2.2 μH). |
Compared with TPS62740DRYR and MAX8640YETA+, ADP2140ACPZ1815R7 uniquely combines buck efficiency with LDO noise suppression in one package, delivering verified 65 dB PSRR and 50 μV rms output noise - making it the only option among the three suitable for mixed-signal SoCs requiring clean auxiliary rails.
Availability
ADP2140ACPZ1815R7 is available at Aetrix Electronics and suitable for mobile handsets, digital audio players, smart wearables, and IoT sensor nodes requiring stable component supply across production lifecycles and temperature ranges from −40°C to +85°C.
Supply support for ADP2140ACPZ1815R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with design centers worldwide and ISO 9001-certified manufacturing.
The ADP2140ACPZ1815R7 belongs to Analog Devices' Power Management portfolio, engineered specifically for space-constrained, battery-powered portable electronics demanding high integration, low quiescent current, and low-noise dual-rail power delivery.
FAQ
What is the output voltage configuration of ADP2140ACPZ1815R7?
ADP2140ACPZ1815R7 provides a fixed 1.8 V buck output and a fixed 1.5 V LDO output, as indicated by the "1815" suffix in the part number. Both voltages are factory-trimmed to ±1% initial accuracy and do not require external feedback resistors, simplifying design and improving long-term stability.
Does ADP2140ACPZ1815R7 support independent enable control for buck and LDO sections?
Yes, ADP2140ACPZ1815R7 supports independent enable control: EN1 activates the buck regulator, while EN2 independently enables the LDO. When EN2 is left unconnected, the device enters autosequencing mode where the LDO enables 5 ms after the buck output stabilizes - confirmed in Figure 41 of the datasheet.
What is the minimum input voltage required for ADP2140ACPZ1815R7 to regulate both outputs?
ADP2140ACPZ1815R7 requires a minimum VIN1 of 2.3 V to operate the buck regulator. For the LDO to function, VIN2 must be at least 1.65 V - which can be supplied directly from the 1.8 V buck output, enabling reliable dual-rail operation down to 2.3 V system input.
How does the power-good (PG) pin behave during startup and fault conditions?
The PG pin of ADP2140ACPZ1815R7 is an open-drain output that remains low until both VOUT (1.8 V) and VOUT2 (1.5 V) rise above 92% of their nominal values. It stays high until either output falls below 86% of nominal, providing reliable system reset signaling without external monitoring circuitry.
Can ADP2140ACPZ1815R7 be used with ceramic output capacitors only?
Yes, ADP2140ACPZ1815R7 is fully compatible with ceramic output capacitors: ≥10 μF for the buck output and ≥1 μF for the LDO output, using X7R or X5R dielectrics. The datasheet explicitly warns against Y5V and Z5U types due to insufficient capacitance retention across temperature and bias.
ADP2140ACPZ1815R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-VFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Topology:
- Step-Down (Buck) Synchronous (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 3MHz
- Voltage/Current - Output 1:
- 1.8V, 600mA
- Voltage/Current - Output 2:
- 1.5V, 300mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- Yes
- Voltage - Supply:
- 1.65V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-LFCSP-WD (3x3)
ADP2140ACPZ1815R7 FAQ
1.How can I place an order for ADP2140ACPZ1815R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2140ACPZ1815R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2140ACPZ1815R7 reliable?
The price and inventory of ADP2140ACPZ1815R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2140ACPZ1815R7 is usually 5 days.
3.What payment methods are accepted for ADP2140ACPZ1815R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2140ACPZ1815R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2140ACPZ1815R7?
ADP2140ACPZ1815R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2140ACPZ1815R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2140ACPZ1815R7?
For technical support, including ADP2140ACPZ1815R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2140ACPZ1815R7 requirements.
6.How does Aetrix verify that ADP2140ACPZ1815R7 is sourced from the original manufacturer or authorized distributors?
All ADP2140ACPZ1815R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2140ACPZ1815R7 meets industry standards.
7.What is the process for return or replacement of ADP2140ACPZ1815R7?
All ADP2140ACPZ1815R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2140ACPZ1815R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2140ACPZ1815R7 part is unused and in its original packaging.
Return procedure for ADP2140ACPZ1815R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2140ACPZ1815R7 Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
