Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Regulators - DC DC Switching Regulators

Analog Devices Inc. ADP2164ACPZ-1.2-R7

Name: ADP2164ACPZ-1.2-R7
Brand: Analog Devices Inc.
SKU: ADP2164ACPZ-1.2-R7
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: ADP2164ACPZ-1.2-R7

Manufacturer:: Analog Devices Inc.

Category:: Voltage Regulators - DC DC Switching Regulators

Package:: 16-WQFN Exposed Pad, CSP

Datasheet:: ADP2164ACPZ-1.2-R7.pdf

Description:: IC REG BUCK 1.2V 4A 16LFCSP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,473

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

ADP2164ACPZ-1.2-R7 from Analog Devices is a 4 A, synchronous step-down DC-to-DC regulator in a 4 mm × 4 mm LFCSP package, delivering fixed 1.2 V output from 2.7 V–6.5 V input. It features ±1.5% output accuracy, 1.2 MHz fixed switching frequency, integrated 43 mΩ/29 mΩ FETs, and power-good signaling-used in point-of-load conversion for FPGA core supplies.

For engineers reviewing the ADP2164ACPZ-1.2-R7 datasheet, ADP2164ACPZ-1.2-R7 pinout, ADP2164ACPZ-1.2-R7 application, or ADP2164ACPZ-1.2-R7 equivalent, key selection considerations include its fixed 1.2 V output, 16-pin LFCSP thermal performance (θJA = 38.3°C/W), current-mode control architecture, and support for voltage tracking and synchronization.

Technical Context

The ADP2164ACPZ-1.2-R7 implements a fixed-frequency, peak current-mode PWM control scheme with internal slope compensation to ensure stability at >50% duty cycle. Its integrated P-channel high-side and N-channel low-side MOSFETs enable 100% duty-cycle operation for low dropout at full 4 A load.

It supports precision enable with 1.2 V threshold and 100 mV hysteresis, programmable soft start (2048 clock cycles), and comprehensive protection including UVLO (2.5 V falling), OVP (0.66 V FB threshold), OCP (6.2 A peak limit), and thermal shutdown (140°C with 15°C hysteresis).

Key Specifications

Parameter	Value and Actual Design Meaning
Output Current	4 A continuous - supports high-current FPGA, ASIC, and SoC core rails without external current boosting.
Input Voltage Range	2.7 V to 6.5 V - compatible with single-cell Li-ion, 3.3 V, and 5 V intermediate bus architectures.
Output Voltage	Fixed 1.2 V - eliminates external feedback resistors; optimized for processor core supply with ±1.5% accuracy over −40°C to +125°C.
Switching Frequency	1.2 MHz (fixed) - enables compact 0.8 µH inductors and low-profile ceramic output capacitors (e.g., 47 µF + 100 µF X5R).
FET On-Resistance	43 mΩ (high-side), 29 mΩ (low-side) - minimizes conduction loss and improves full-load efficiency (>92% typical at 5 V_IN/1.2 V_OUT/4 A).
Protection Features	UVLO, OVP, OCP, thermal shutdown, and hiccup-mode fault recovery - ensures robust operation under line transients, short circuits, and thermal overload.
Package	16-lead, 4 mm × 4 mm LFCSP with exposed pad - provides low thermal resistance (θJA = 38.3°C/W) and high power density for space-constrained PCBs.

Pinout & Package

ADP2164ACPZ-1.2-R7 is housed in a 16-lead, 4 mm × 4 mm LFCSP package with an exposed thermal pad (Pin 17) soldered to the PCB ground plane for optimal heat dissipation.

Pin/Terminal	Circuit Role	Design Meaning
1 (SYNC)	Synchronization Input	Accepts external 500 kHz–1.4 MHz clock; enables phase-aligned or 180° out-of-phase operation with other regulators to reduce input ripple.
2 (RT)	Frequency Setting	Connected to VIN for 1.2 MHz fixed operation; unused in this preset version but retained for compatibility with adjustable variants.
3 (TRK)	Voltage Tracking Input	Supports ratiometric or coincident tracking of master supply; allows controlled sequencing with other rails (e.g., I/O and core).
4 (FB)	Feedback Sense	Internally tied to 1.2 V output; not externally connected-enables fixed-output configuration with no resistor divider required.
5 (GND)	Analog Ground	Reference for internal error amplifier and bias circuitry; must be routed separately from power ground to minimize noise coupling.
6–8 (PGND)	Power Ground	High-current return path for switch node and output capacitor; requires low-impedance connection to exposed pad and GND plane.
9–11 (SW)	Switch Node Output	Drives external inductor; carries high di/dt square wave; must be kept short and away from sensitive analog traces.
12–13 (PVIN)	Power Input	Primary high-current input; bypassed with 47 µF ceramic capacitor directly to PGND to suppress switching noise.
14 (VIN)	Bias Supply Input	Provides internal circuitry bias; decoupled with 0.1 µF capacitor to GND and connected via 10 Ω resistor to PVIN for noise isolation.
15 (EN)	Precision Enable	1.2 V threshold with 100 mV hysteresis; internal 1 MΩ pull-down prevents false turn-on; supports sequenced power-up via resistor divider.
16 (PGOOD)	Power-Good Output	Open-drain signal asserting when FB is within ±10% of 0.6 V reference (i.e., 1.2 V output ±120 mV); used for system monitoring and rail sequencing.

Key Features

Feature	Design Value
Integrated Power Stage	43 mΩ P-FET / 29 mΩ N-FET pair - reduces BOM count, improves efficiency at 4 A, and eliminates gate driver design complexity.
Fixed 1.2 V Output	No external feedback resistors needed - simplifies layout, eliminates resistor tolerance drift, and guarantees factory-trimmed accuracy.
Voltage Tracking (TRK)	Enables precise sequencing with master rails (e.g., DDR memory VDDQ) via resistor divider - critical for avoiding reverse current and latch-up.
100% Duty Cycle Operation	Maintains regulation down to V_OUT = V_IN − V_DS(ON) - supports ultra-low dropout during brownout conditions without losing regulation.
ADIsimPower™ Support	Full schematic, BOM, and performance simulation available - accelerates design validation for 1.2 V/4 A point-of-load applications.

Applications

Processor Core Supply	FPGA/ASIC Core Rail
Use Scenario: Delivering stable 1.2 V at up to 4 A to ARM Cortex-A series processors in industrial edge controllers. IC Role / Device Role / Timing Role: Primary step-down regulator providing tightly regulated core voltage with fast transient response to dynamic CPU load changes. Use Value: ±1.5% output accuracy and current-mode control ensure <±15 mV deviation during 0→4 A load steps, preventing logic errors or resets.	Use Scenario: Powering Xilinx Artix-7 FPGA core banks in test equipment requiring clean, sequenced 1.2 V supply. IC Role / Device Role / Timing Role: Fixed-output buck converter with TRK pin enabling synchronized ramp-up with I/O rail to prevent back-driving. Use Value: Integrated soft start (2048 cycles) and voltage tracking eliminate inrush current and ensure safe power sequencing per Xilinx power guidelines.
Communications Baseband	Industrial PLC I/O Module
Use Scenario: Generating 1.2 V for LTE baseband SoCs in small-cell radio units operating from 3.3 V intermediate bus. IC Role / Device Role / Timing Role: High-efficiency, 1.2 MHz switching regulator minimizing EMI and enabling compact 1210-size output capacitors. Use Value: 1.2 MHz operation allows use of 0.8 µH inductor and dual 1210 X5R ceramics (47 µF + 100 µF), reducing solution footprint by >30% vs. 600 kHz designs.	Use Scenario: Supplying 1.2 V to microcontroller cores in DIN-rail mounted PLC modules exposed to −40°C to +85°C ambient. IC Role / Device Role / Timing Role: Robust DC-DC regulator with thermal shutdown (140°C), UVLO (2.5 V), and OVP protecting against field-level power anomalies. Use Value: Guaranteed operation across −40°C to +125°C junction range and 38.3°C/W thermal resistance ensure reliability in unventilated enclosures.

Processor Core Supply

FPGA/ASIC Core Rail

Use Scenario: Delivering stable 1.2 V at up to 4 A to ARM Cortex-A series processors in industrial edge controllers.

IC Role / Device Role / Timing Role: Primary step-down regulator providing tightly regulated core voltage with fast transient response to dynamic CPU load changes.

Use Value: ±1.5% output accuracy and current-mode control ensure <±15 mV deviation during 0→4 A load steps, preventing logic errors or resets.

Use Scenario: Powering Xilinx Artix-7 FPGA core banks in test equipment requiring clean, sequenced 1.2 V supply.

IC Role / Device Role / Timing Role: Fixed-output buck converter with TRK pin enabling synchronized ramp-up with I/O rail to prevent back-driving.

Use Value: Integrated soft start (2048 cycles) and voltage tracking eliminate inrush current and ensure safe power sequencing per Xilinx power guidelines.

Communications Baseband

Industrial PLC I/O Module

Use Scenario: Generating 1.2 V for LTE baseband SoCs in small-cell radio units operating from 3.3 V intermediate bus.

IC Role / Device Role / Timing Role: High-efficiency, 1.2 MHz switching regulator minimizing EMI and enabling compact 1210-size output capacitors.

Use Value: 1.2 MHz operation allows use of 0.8 µH inductor and dual 1210 X5R ceramics (47 µF + 100 µF), reducing solution footprint by >30% vs. 600 kHz designs.

Use Scenario: Supplying 1.2 V to microcontroller cores in DIN-rail mounted PLC modules exposed to −40°C to +85°C ambient.

IC Role / Device Role / Timing Role: Robust DC-DC regulator with thermal shutdown (140°C), UVLO (2.5 V), and OVP protecting against field-level power anomalies.

Use Value: Guaranteed operation across −40°C to +125°C junction range and 38.3°C/W thermal resistance ensure reliability in unventilated enclosures.

Equivalent & Alternatives

The following parts are listed as comparable options for similar step-down regulator applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TPS544B20RNQT	4 A, 1.2 V fixed, 2.95–16 V input, 700 kHz–2 MHz adjustable frequency; larger 20-pin QFN (5 mm × 5 mm); higher input voltage range.	Designed for higher-input systems (e.g., 12 V intermediate bus); less suitable for 3.3 V-only applications due to minimum on-time limitation.	Select if input exceeds 6.5 V or board area allows larger package; verify minimum on-time meets 1.2 V/3.3 V_IN requirements.
ISL85415IRZ-T7A	4 A, adjustable output (0.6–5.5 V), 3–40 V input, 500 kHz–2.2 MHz sync'able; 16-pin 4 mm × 4 mm QFN; no fixed 1.2 V variant.	Requires external feedback resistors; wider input range suits industrial 24 V systems; lacks factory-trimmed 1.2 V accuracy.	Choose when adjustable output or higher input voltage is needed; accept ±2% FB accuracy and added resistor tolerance impact.

Compared with TPS544B20RNQT and ISL85415IRZ-T7A, the ADP2164ACPZ-1.2-R7 offers superior thermal performance in the same 4 mm × 4 mm footprint, guaranteed ±1.5% 1.2 V accuracy without external components, and optimized 2.7–6.5 V operation for low-voltage embedded systems.

Availability

ADP2164ACPZ-1.2-R7 is available at Aetrix Electronics and suitable for FPGA core supplies, communications baseband power, industrial PLC I/O modules, and embedded processor applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.

Supply support for ADP2164ACPZ-1.2-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, industrial automation, and communications markets since 1965.

The ADP2164ACPZ-1.2-R7 belongs to Analog Devices' high-efficiency, high-current DC-DC regulator product line, engineered specifically for space-constrained, thermally demanding point-of-load applications in computing and infrastructure equipment.

FAQ

What is the output voltage tolerance of the ADP2164ACPZ-1.2-R7 over temperature and load?

The ADP2164ACPZ-1.2-R7 guarantees ±1.5% output voltage accuracy across the full operating junction temperature range (−40°C to +125°C) and full 0–4 A load range. This specification is measured at the FB pin, corresponding to ±18 mV deviation from nominal 1.2 V at the output under worst-case conditions, ensuring reliable operation for sensitive processor cores.

Does the ADP2164ACPZ-1.2-R7 require external feedback resistors?

No, the ADP2164ACPZ-1.2-R7 is a factory-trimmed fixed-output variant with internal feedback network set to 1.2 V. Pin 4 (FB) is internally connected to the output; no external resistors are required or recommended. This eliminates resistor tolerance errors and simplifies PCB layout versus adjustable versions like the ADP2164ACPZ-R7.

Can the ADP2164ACPZ-1.2-R7 synchronize to an external clock?

Yes, the ADP2164ACPZ-1.2-R7 supports synchronization via its SYNC pin (Pin 1), accepting external clocks from 500 kHz to 1.4 MHz. When RT is tied to VIN (as configured for 1.2 MHz operation), synchronization results in 180° phase shift-reducing input ripple when multiple ADP2164ACPZ-1.2-R7 devices operate in parallel.

What thermal performance can be expected from the ADP2164ACPZ-1.2-R7 in a standard 4-layer PCB?

On a JEDEC 4-layer board with the exposed pad soldered to a solid ground plane using thermal vias, the ADP2164ACPZ-1.2-R7 achieves a junction-to-ambient thermal resistance (θJA) of 38.3°C/W. At 4 A load and 5 V input, typical power dissipation is ~0.4 W, resulting in ~15°C junction-to-ambient rise-well within the 125°C max operating junction temperature.

How does the ADP2164ACPZ-1.2-R7 handle startup into a precharged output?

The ADP2164ACPZ-1.2-R7 incorporates precharged output startup protection: when enabled with a precharged VOUT, it prevents reverse inductor current by holding the low-side FET off until the internal soft-start voltage exceeds the FB voltage. This avoids discharging the output capacitor and ensures controlled, monotonic voltage ramp-up-critical for systems with hot-swap or backup power.

ADP2164ACPZ-1.2-R7 Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: -

Package/Case:: 16-WQFN Exposed Pad, CSP

Packaging:: Tape & Reel (TR)

Product Status:: Active

Function:: Step-Down

Output Configuration:: Positive

Topology:: Buck

Output Type:: Fixed

Number of Outputs:: 1

Voltage - Input (Min):: 2.7V

Voltage - Input (Max):: 6.5V

Voltage - Output (Min/Fixed):: 1.2V

Voltage - Output (Max):: -

Current - Output:: 4A

Frequency - Switching:: 500kHz ~ 1.4MHz

Synchronous Rectifier:: Yes

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 16-LFCSP (4x4)

ADP2164ACPZ-1.2-R7 FAQ

1.How can I place an order for ADP2164ACPZ-1.2-R7 through Aetrix?

Please submit a Request for Quotation (RFQ) for ADP2164ACPZ-1.2-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for ADP2164ACPZ-1.2-R7 reliable?

The price and inventory of ADP2164ACPZ-1.2-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2164ACPZ-1.2-R7 is usually 5 days.

3.What payment methods are accepted for ADP2164ACPZ-1.2-R7?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2164ACPZ-1.2-R7 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for ADP2164ACPZ-1.2-R7?

ADP2164ACPZ-1.2-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your ADP2164ACPZ-1.2-R7 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for ADP2164ACPZ-1.2-R7?

For technical support, including ADP2164ACPZ-1.2-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2164ACPZ-1.2-R7 requirements.

6.How does Aetrix verify that ADP2164ACPZ-1.2-R7 is sourced from the original manufacturer or authorized distributors?

All ADP2164ACPZ-1.2-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2164ACPZ-1.2-R7 meets industry standards.

7.What is the process for return or replacement of ADP2164ACPZ-1.2-R7?

All ADP2164ACPZ-1.2-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2164ACPZ-1.2-R7, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The ADP2164ACPZ-1.2-R7 part is unused and in its original packaging.

Return procedure for ADP2164ACPZ-1.2-R7:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…