Analog Devices Inc. ADP2165ACPZ-R7
- Part No.:
- ADP2165ACPZ-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 24-WFQFN Exposed Pad, CSP
- Datasheet:
-
ADP2165ACPZ-R7.pdf
- Description:
- IC REG BUCK ADJ 5A 24LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:983
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2165ACPZ-R7 from Analog Devices is a 5 A, synchronous step-down DC-DC regulator with integrated 19 mΩ high-side and 15 mΩ low-side MOSFETs, 0.6 V ±1% reference voltage, 2.7 V to 5.5 V input range, and output tracking capability-designed for point-of-load regulation in FPGA core voltage sequencing.
For engineers reviewing the ADP2165ACPZ-R7 datasheet, ADP2165ACPZ-R7 pinout, ADP2165ACPZ-R7 application, or ADP2165ACPZ-R7 equivalent, key selection factors include its 5 A continuous output current, programmable 250 kHz–1.4 MHz switching frequency, precision enable threshold (1.2 V), power-good output with 16-cycle deglitch, and support for startup into precharged outputs.
Technical Context
The ADP2165ACPZ-R7 employs current-mode PWM control with an internal error amplifier (500 µS transconductance) and slope compensation, enabling fast transient response and stable loop behavior with external compensation. Its dual-path feedback architecture compares FB against either soft-start ramp or TRK input, selecting the lowest to enforce precise voltage tracking during power-up sequencing.
It integrates protection features including hiccup-mode overcurrent limiting (8 A typical peak limit), thermal shutdown at 150°C with 25°C hysteresis, overvoltage protection triggered at 0.7 V on FB, and undervoltage lockout on AVIN (2.7 V turn-on threshold). The bootstrap circuit supports high-side gate drive using a 0.1 µF BST–SW capacitor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 5 A continuous - supports high-density POL loads without external current sharing. |
| Input Voltage Range | 2.7 V to 5.5 V - compatible with single-cell Li-ion, 3.3 V, and 5 V intermediate bus systems. |
| Reference Voltage | 0.6 V ±1% - enables accurate 1.0 V to 3.3 V adjustable outputs with minimal divider error impact. |
| Switching Frequency | Fixed 620 kHz or 1.2 MHz; adjustable 250–1400 kHz - balances efficiency vs. size and enables EMI reduction via synchronization. |
| High-Side RDS(on) | 19 mΩ @ 5 V - reduces conduction loss at high load, improving full-load efficiency by ~1.2% vs. 25 mΩ alternatives. |
| Power-Good Accuracy | ±10% FB window with 16-cycle deglitch - ensures reliable system reset timing and avoids false assertions during transients. |
| Enable Threshold | 1.2 V ±0.08 V - allows precise sequencing control using resistor dividers from upstream rails. |
Pinout & Package
ADP2165ACPZ-R7 is housed in a 24-lead, 4 mm × 4 mm LFCSP package with exposed thermal pad soldered to PCB ground plane for enhanced thermal dissipation (θJA = 38.3°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SYNC | Synchronization input | Accepts 250 kHz–1.4 MHz external clock; RT pin configures in-phase or 180° out-of-phase alignment. |
| RT | Frequency setting | Resistor-to-GND sets fSW; floating = 620 kHz, tied to VREG = 1.2 MHz - enables EMI optimization without changing layout. |
| TRK | Voltage tracking input | Enables output to follow master rail (e.g., FPGA I/O voltage); internal error amp selects min(VREF, VSS, VTRK) for sequencing. |
| SS | Soft start control | Capacitor-to-GND programs ramp time (tSS = 0.6 × CSS/3.5 µA); prevents inrush and supports precharged output startup. |
| COMP | Error amplifier output | External RC network connects here for loop compensation - required for stability across all output voltages and loads. |
| FB | Feedback sense input | Monitors resistive divider output; regulates to 0.6 V - determines final VOUT = 0.6 × (1 + RTOP/RBOT). |
| PGOOD | Open-drain status output | Asserts high after FB stabilizes within ±10% for 16 switching cycles - used for processor reset or downstream enable sequencing. |
| EN | Precision enable input | 1.2 V threshold with 100 mV hysteresis and 1 MΩ pull-down - eliminates need for external biasing in auto-start configurations. |
| BST | Bootstrap supply | Requires 0.1 µF X7R/X5R ceramic between BST and SW - sustains high-side gate drive during continuous conduction. |
| SW | Switching node | Connects to external inductor; carries high di/dt - must be routed with minimal loop area to reduce EMI and voltage spikes. |
| PGND | Power ground | Four dedicated pins (10–13) - low-impedance return path for high-current switch node and output capacitor. |
| PVIN | Main power input | Four pins (14–17) - distributes high-current input path; requires local 47 µF ceramic bypass near package. |
| AVIN | Bias supply input | Supplies internal regulator; decoupled via 10 Ω resistor + ceramic cap - isolates noise-sensitive analog circuitry from PVIN ripple. |
| VREG | Internal bias regulator output | 3.3 V ±0.2 V, 50 mA capable - powers internal logic and serves as reference for RT/TRK/SS circuits. |
| GND | Analog ground | Single-pin reference for FB/COMP/EN - must connect to quiet ground plane separate from PGND until star-point tie-in. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Stage | 19 mΩ high-side + 15 mΩ low-side MOSFETs - eliminates external FETs and drivers, reducing BOM count and layout complexity. |
| Output Tracking | TRK pin accepts 0–600 mV input with ±9 mV offset - enables tight core/I/O voltage sequencing for FPGAs and ASICs without external op-amps. |
| Programmable Soft Start | ISS = 3.5 µA constant current charges external CSS - provides predictable, adjustable ramp time independent of input/output conditions. |
| Precharged Output Startup | Reverse-current protection during SS ramp - prevents discharge of prebiased VOUT, critical for hot-swap and multi-rail systems. |
| Synchronization Flexibility | SYNC accepts 250 kHz–1.4 MHz clocks; RT pin selects phase alignment - simplifies multi-converter EMI management in dense PCBs. |
Applications
| FPGA Core Voltage Sequencing | Industrial PLC I/O Power |
|---|---|
Use Scenario: Sequencing 1.0 V core and 1.8 V I/O rails for Xilinx Artix-7 FPGA during cold start. IC Role / Device Role / Timing Role: ADP2165ACPZ-R7 regulates core rail while tracking I/O rail via TRK pin to ensure monotonic ramp with <10 mV skew. Use Value: Eliminates discrete tracking circuitry and guarantees safe voltage margin compliance per Xilinx DS182 spec. | Use Scenario: Providing isolated 3.3 V power to digital I/O modules in DIN-rail mounted PLCs operating at −40°C to +85°C. IC Role / Device Role / Timing Role: ADP2165ACPZ-R7 delivers 5 A at 3.3 V from 5 V backplane, using fixed 620 kHz fSW and EN controlled by PLC supervisor IC. Use Value: High efficiency (>92% at 4 A) reduces thermal load in sealed enclosures; PGOOD confirms rail readiness before I/O initialization. |
| Medical Imaging Sensor Bias | 5G Small Cell Baseband Supply |
Use Scenario: Generating ultra-low-noise 1.2 V supply for CMOS image sensor ADC front-end in portable ultrasound probe. IC Role / Device Role / Timing Role: ADP2165ACPZ-R7 operates in 1.2 MHz fixed mode with optimized LC filter to suppress switching noise below 100 kHz band. Use Value: 0.6 V reference and external compensation enable <10 µVpp output ripple - preserves SNR in 16-bit imaging chain. | Use Scenario: Point-of-load conversion for 1.1 V FPGA fabric in outdoor 5G small cell radio unit with strict EMI limits. IC Role / Device Role / Timing Role: ADP2165ACPZ-R7 synchronizes to baseband SoC clock (800 MHz ÷ 1000 = 800 kHz) via SYNC pin to fold switching noise into known spectrum bins. Use Value: Reduces conducted EMI peak amplitude by 12 dB compared to free-running operation - meets EN 301 489-1 Class B. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS54560RGTT | 4.5–60 V input, 5 A, no integrated low-side FET - requires external sync rectifier; no TRK or precharge support. | Targets industrial 24 V input systems; lacks tracking and sequencing features needed for FPGA/ASIC use. | Select when wide VIN and high-side-only integration suffice; avoid where output tracking or precharged startup is required. |
| MP2359DJ-LF-Z | 4.5–24 V input, 5 A, integrated FETs, but only 0.8 V reference and no TRK/SS/PGOOD pins - minimal feature set. | Suitable for cost-sensitive 12 V POL; cannot implement voltage sequencing or robust system monitoring. | Choose for simple 5 V→3.3 V conversion where sequencing, accuracy, and diagnostics are non-critical. |
Compared with TPS54560RGTT and MP2359DJ-LF-Z, the ADP2165ACPZ-R7 uniquely combines 5 A capability with true output tracking, precharged startup, and precision enable/PGOOD - making it the only option among the three qualified for FPGA core voltage sequencing in medical and telecom infrastructure.
Availability
ADP2165ACPZ-R7 is available at Aetrix Electronics and suitable for FPGA power sequencing, industrial PLC I/O supplies, medical imaging sensor bias, and 5G small cell baseband regulation requiring stable component supply and long-term production continuity.
Supply support for ADP2165ACPZ-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and industrial markets since 1965.
The ADP2165ACPZ-R7 belongs to Analog Devices' ADP216x family of high-efficiency synchronous buck regulators, engineered specifically for compact, high-current point-of-load applications demanding accurate voltage tracking and robust sequencing in space-constrained systems.
FAQ
What is the maximum continuous output current supported by the ADP2165ACPZ-R7?
The ADP2165ACPZ-R7 supports 5 A continuous output current under typical thermal conditions (θJA = 38.3°C/W, 4-layer PCB). Its peak current limit is 8 A (typical), and thermal shutdown activates at 150°C junction temperature with 25°C hysteresis. Derating is required above 60°C ambient or with reduced copper area.
Does the ADP2165ACPZ-R7 support startup into a precharged output voltage?
Yes, the ADP2165ACPZ-R7 supports startup into a precharged output. Its internal circuitry prevents reverse inductor current during soft start by holding the low-side FET off until the soft-start voltage exceeds the FB voltage. This avoids discharging the output capacitor and ensures safe, controlled ramp-up even when VOUT is initially biased.
How is output voltage accuracy maintained across temperature for the ADP2165ACPZ-R7?
The ADP2165ACPZ-R7 maintains output voltage accuracy via a 0.6 V ±1% reference voltage over −40°C to +125°C junction temperature. Figure 12 in the datasheet shows FB voltage variation of <±2 mV across temperature, ensuring <±1.7% total output error for a 1.2 V design using standard 1% resistors.
Can the ADP2165ACPZ-R7 synchronize to an external clock, and what is the valid frequency range?
Yes, the ADP2165ACPZ-R7 can synchronize to an external clock applied to the SYNC pin across 250 kHz to 1.4 MHz. The RT pin configures phase alignment: floating for in-phase, tied to VREG for 180° out-of-phase. Minimum SYNC pulse width and off time are both 100 ns, supporting standard logic-level clocks.
What package type and thermal characteristics apply to the ADP2165ACPZ-R7?
The ADP2165ACPZ-R7 uses a 24-lead, 4 mm × 4 mm LFCSP package with exposed thermal pad. Its thermal resistance is θJA = 38.3°C/W on a JEDEC 4-layer board. The exposed pad must be soldered to a solid ground plane for optimal heat dissipation and electrical performance.
ADP2165ACPZ-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 4.95V
- Current - Output:
- 5A
- Frequency - Switching:
- 250kHz ~ 1.4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-LFCSP (4x4)
ADP2165ACPZ-R7 FAQ
1.How can I place an order for ADP2165ACPZ-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2165ACPZ-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2165ACPZ-R7 reliable?
The price and inventory of ADP2165ACPZ-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2165ACPZ-R7 is usually 5 days.
3.What payment methods are accepted for ADP2165ACPZ-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2165ACPZ-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2165ACPZ-R7?
ADP2165ACPZ-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2165ACPZ-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2165ACPZ-R7?
For technical support, including ADP2165ACPZ-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2165ACPZ-R7 requirements.
6.How does Aetrix verify that ADP2165ACPZ-R7 is sourced from the original manufacturer or authorized distributors?
All ADP2165ACPZ-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2165ACPZ-R7 meets industry standards.
7.What is the process for return or replacement of ADP2165ACPZ-R7?
All ADP2165ACPZ-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2165ACPZ-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2165ACPZ-R7 part is unused and in its original packaging.
Return procedure for ADP2165ACPZ-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2165ACPZ-R7 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

