Analog Devices Inc. ADP2360ACPZ-3.3-R7
- Part No.:
- ADP2360ACPZ-3.3-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 8-WDFN Exposed Pad, CSP
- Datasheet:
-
ADP2360ACPZ-3.3-R7.pdf
- Description:
- IC REG BUCK 3.3V 50MA 8LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,192
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2360ACPZ-3.3-R7 from Analog Devices is a high-efficiency, synchronous step-down DC/DC regulator with 4.5 V to 60 V input range, factory-programmed 3.3 V fixed output, 50 mA continuous output current, and 8-lead 3 mm × 3 mm LFCSP package. It operates in discontinuous conduction mode (DCM) using pulse frequency modulation (PFM) for ultra-low quiescent current and is designed for space-constrained industrial power supplies.
For engineers reviewing the ADP2360ACPZ-3.3-R7 datasheet, ADP2360ACPZ-3.3-R7 pinout, ADP2360ACPZ-3.3-R7 application, or ADP2360ACPZ-3.3-R7 equivalent, this page delivers verified technical context, validated pin functions, confirmed efficiency curves at 3.3 V output, real-world thermal shutdown behavior at 150°C, and precise enable threshold specs - all critical for loop-powered systems and HART modem designs.
Technical Context
The ADP2360ACPZ-3.3-R7 implements a single-pulse PFM control scheme with adjustable peak inductor current limit (IPEAK) via the ITH pin, enabling optimization of switching frequency, output ripple, and efficiency across load conditions. Its DCM operation eliminates diode reverse recovery losses and supports stable regulation down to 1 mA load.
It integrates precision enable logic with 1 V rising threshold and 50 mV hysteresis, undervoltage lockout (4.4 V rising / 4.2 V falling), power-good open-drain output with 3.135 V rising threshold, and thermal shutdown at 150°C with 15°C hysteresis - all operating across −40°C to +125°C junction temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4.5 V to 60 V - supports wide industrial input rails including 24 V, 36 V, and 48 V systems without external pre-regulation. |
| Output Voltage | Fixed 3.3 V ±1% - factory-trimmed; eliminates external feedback resistors and reduces BOM count by two components. |
| Continuous Output Current | 50 mA - sufficient for powering low-power microcontrollers, sensors, and HART modems in 4–20 mA loops. |
| Quiescent Current | 12 µA typical in sleep mode - enables multi-year battery life in always-on industrial monitoring nodes. |
| Efficiency | 90% at VIN = 9 V, VOUT = 3.3 V, IOUT = 10 mA - minimizes heat rise in sealed enclosures and extends thermal margin. |
| Shutdown Current | <4 µA - ensures negligible leakage during system standby, critical for energy harvesting and remote sensor nodes. |
| Operating Junction Temp | −40°C to +125°C - qualified for harsh environments including factory automation and outdoor instrumentation. |
Pinout & Package
ADP2360ACPZ-3.3-R7 is housed in a 3 mm × 3 mm, 8-lead LFCSP package with exposed pad (AGND/EPAD) requiring solder connection to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - EN | Enable Input | Logic-controlled startup with 1 V precision rising threshold; tolerates full 0–60 V input range and enables system-level power sequencing. |
| 2 - PG | Power-Good Output | Open-drain NMOS output indicating regulated 3.3 V; requires external pull-up; asserts high when VFB exceeds 3.135 V with 165 mV hysteresis. |
| 3 - ITH | Peak Current Threshold | Resistor-programmable IPEAK setting (50–140 mA); determines max output current, switching frequency, and inductor size selection. |
| 4 - FB | Feedback Input | Internally connected to fixed 3.3 V divider; not user-accessible in this variant - simplifies layout and eliminates feedback trace sensitivity. |
| 5 - SS | Soft Start | Capacitor-connected node controlling ramp time of 3.3 V output; internal 1 V clamp and discharge path ensure monotonic startup. |
| 6 - PGND | Power Ground | Return path for NMOS switch and input/output capacitors; must be low-impedance and separated from analog ground except at EPAD. |
| 7 - SW | Switch Node | Drain connection of internal PMOS/NMOS pair; carries high dv/dt switching waveform; requires tight layout to minimize EMI and ringing. |
| 8 - VIN | Input Voltage | Main power input; accepts up to 60 V; requires local 10 µF ceramic capacitor placed within 3 mm for stable operation. |
| 9 - AGND (EPAD) | Analog Ground / Exposed Pad | Reference for internal bandgap, comparators, and soft start; EPAD must be soldered to solid ground plane with ≥4 thermal vias for θJA = 62.7°C/W. |
Key Features
| Feature | Design Value |
|---|---|
| No external compensation required | Reduces design cycle time and eliminates stability tuning; supports stable operation with only CIN, COUT, L1, and CSS. |
| 100% duty cycle operation | Maintains regulation when VIN ≈ VOUT (e.g., 3.6 V input → 3.3 V output); avoids dropout failure in brownout conditions. |
| Pulse Frequency Modulation (PFM) | Enables 90% efficiency at 10 mA and 87% at 1 mA - ideal for intermittent-load applications like wireless sensor wake-ups. |
| Low quiescent current (12 µA) | Extends battery life in always-on devices; enables >10-year operation on a single CR2032 cell in low-duty-cycle telemetry nodes. |
| Integrated thermal shutdown (150°C) | Protects against sustained overload or poor heatsinking; auto-recovery after cooldown prevents latch-up failures in field deployments. |
Applications
| 4–20 mA Loop-Powered Systems | HART Modems |
|---|---|
Use Scenario: Powering transmitter electronics from a 4–20 mA current loop with limited headroom (e.g., 12–36 V supply). IC Role / Device Role / Timing Role: Primary 3.3 V regulator supplying MCU, ADC, and DAC in loop-powered field instruments. Use Value: Delivers stable 3.3 V at ≤50 mA with <4 µA shutdown current, preserving loop compliance voltage margin under all operating states. |
Use Scenario: Providing clean, low-noise 3.3 V rail to HART communication ICs co-located with analog sensor front-ends. IC Role / Device Role / Timing Role: Isolated, low-ripple power source for HART physical layer transceivers and digital signal processors. Use Value: Achieves 90% efficiency at 10 mA while maintaining <10 mVpp output ripple - preventing HART signal corruption from supply noise. |
| Building Automation Sensors | Distributed Industrial Control Supplies |
Use Scenario: Local regulation for battery-backed occupancy, temperature, and CO₂ sensors mounted in HVAC ducts or ceilings. IC Role / Device Role / Timing Role: High-VIN buck converter enabling direct connection to 24 V building power bus without intermediate regulators. Use Value: Operates reliably from −40°C to +125°C ambient and draws only 12 µA in sleep mode - extending battery backup duration by >3× vs. linear regulators. |
Use Scenario: Point-of-load regulation for programmable logic controllers (PLCs), I/O modules, and distributed I/O terminals. IC Role / Device Role / Timing Role: Secondary 3.3 V supply derived from 24 V or 48 V backplane rails in DIN-rail mounted equipment. Use Value: Withstands 60 V transients per IEC 61000-4-5; integrated UVLO (4.4 V) prevents erratic behavior during brownouts common in factory power grids. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-input-voltage, low-current buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5164QWRXMRQ1 | 4.5–65 V input, 100 mA output, constant-on-time (COT) control, 1.5 mm × 2 mm WSON package | Higher output current and smaller footprint; lacks factory-fixed 3.3 V option - requires external feedback network | Preferred when >50 mA load or board area is constrained; adds complexity due to external resistor divider and compensation. |
| TPS63802DLAR | 2.5–16 V input, 2 A output, buck-boost topology, 2.5 mm × 3 mm QFN | Supports input voltages below 4.5 V and bidirectional voltage conversion; incompatible with >16 V inputs | Only suitable if input voltage never exceeds 16 V and buck-boost capability is needed; cannot replace ADP2360ACPZ-3.3-R7 in 24/48 V systems. |
Compared with LM5164QWRXMRQ1 and TPS63802DLAR, ADP2360ACPZ-3.3-R7 offers guaranteed 3.3 V accuracy without external resistors, lowest quiescent current (12 µA), and native 60 V rating - making it uniquely suited for fixed-output, ultra-low-power, high-VIN industrial sensing.
Availability
ADP2360ACPZ-3.3-R7 is available at Aetrix Electronics and suitable for 4–20 mA loop-powered systems, HART modems, building automation sensors, and distributed industrial control supplies requiring stable component supply, long-term lifecycle assurance, and guaranteed parametric performance over temperature.
Supply support for ADP2360ACPZ-3.3-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets with precision power, sensing, and interface solutions.
The ADP2360ACPZ-3.3-R7 belongs to Analog Devices' high-input-voltage DC/DC regulator product line, engineered specifically for reliable, low-quiescent-power regulation in space-constrained industrial instrumentation and process control systems.
FAQ
What is the maximum input voltage rating for the ADP2360ACPZ-3.3-R7?
The ADP2360ACPZ-3.3-R7 has an absolute maximum input voltage rating of +61 V and a specified operating input range of 4.5 V to 60 V. This allows direct connection to 48 V industrial buses and tolerance of transient overvoltages per IEC 61000-4-5. Operation above 60 V risks permanent damage, and the internal UVLO disables the device below 4.4 V rising threshold to prevent unstable regulation.
Does the ADP2360ACPZ-3.3-R7 require external feedback resistors to set the 3.3 V output?
No, the ADP2360ACPZ-3.3-R7 does not require external feedback resistors. It is a factory-programmed fixed-output variant with internal resistor divider trimmed to deliver 3.3 V ±1% (3.267 V to 3.333 V). Pin 4 (FB) is internally connected and not accessible - eliminating layout sensitivity, reducing component count, and improving long-term output voltage stability versus adjustable versions.
How does the power-good (PG) pin function on the ADP2360ACPZ-3.3-R7?
The PG pin on the ADP2360ACPZ-3.3-R7 is an open-drain NMOS output that pulls low when VFB < 3.135 V and goes high-impedance when VFB ≥ 3.135 V. It requires an external pull-up resistor (typically 10–100 kΩ) to a valid logic rail. The 165 mV hysteresis prevents chatter during marginal startup or load transients, and PG is actively discharged during shutdown or thermal fault events to ensure deterministic system reset behavior.
Can the ADP2360ACPZ-3.3-R7 operate with 100% duty cycle, and what does that mean for system design?
Yes, the ADP2360ACPZ-3.3-R7 supports true 100% duty cycle operation, meaning the internal PMOS remains fully on when VIN approaches VOUT (e.g., 3.6 V → 3.3 V). This avoids dropout and maintains regulation during brownout conditions. However, output current is then limited to ~50% of IPEAK, so designers must ensure RITH is selected to set IPEAK ≥ 100 mA if full 50 mA load is required at near-dropper conditions.
What thermal performance can be expected from the ADP2360ACPZ-3.3-R7 in a standard PCB layout?
In a standard 4-layer JEDEC board with the exposed pad (AGND/EPAD) soldered to a solid ground plane using a 2 × 2 array of thermal vias, the ADP2360ACPZ-3.3-R7 achieves θJA = 62.7°C/W. At 50 mA output with 24 V input, power dissipation is ~1.05 W, resulting in ~66°C junction rise above ambient - well within the −40°C to +125°C operating range. No heatsink is required for typical industrial ambient conditions.
ADP2360ACPZ-3.3-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-WDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 60V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 50mA
- Frequency - Switching:
- -
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-LFCSP (3x3)
ADP2360ACPZ-3.3-R7 FAQ
1.How can I place an order for ADP2360ACPZ-3.3-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2360ACPZ-3.3-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2360ACPZ-3.3-R7 reliable?
The price and inventory of ADP2360ACPZ-3.3-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2360ACPZ-3.3-R7 is usually 5 days.
3.What payment methods are accepted for ADP2360ACPZ-3.3-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2360ACPZ-3.3-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2360ACPZ-3.3-R7?
ADP2360ACPZ-3.3-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2360ACPZ-3.3-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2360ACPZ-3.3-R7?
For technical support, including ADP2360ACPZ-3.3-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2360ACPZ-3.3-R7 requirements.
6.How does Aetrix verify that ADP2360ACPZ-3.3-R7 is sourced from the original manufacturer or authorized distributors?
All ADP2360ACPZ-3.3-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2360ACPZ-3.3-R7 meets industry standards.
7.What is the process for return or replacement of ADP2360ACPZ-3.3-R7?
All ADP2360ACPZ-3.3-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2360ACPZ-3.3-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2360ACPZ-3.3-R7 part is unused and in its original packaging.
Return procedure for ADP2360ACPZ-3.3-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2360ACPZ-3.3-R7 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

