Analog Devices Inc. ADP2370ACPZ-3.3-R7
- Part No.:
- ADP2370ACPZ-3.3-R7
- Manufacturer:
- Analog Devices Inc.
- Package:
- 8-WFDFN Exposed Pad, CSP
- Datasheet:
-
ADP2370ACPZ-3.3-R7.pdf
- Description:
- IC REG BUCK 3.3V 800MA 8LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:2,289
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP2370ACPZ-3.3-R7 from Analog Devices is a fixed-output 3.3 V, 800 mA synchronous buck regulator with 3.2 V to 15 V input range, 1.2 MHz/600 kHz selectable switching frequency, and <14 µA quiescent current in power-saving mode. It features integrated high-side P-channel and low-side N-channel MOSFETs, 100% duty cycle capability, and power-good (PG) output for system monitoring in portable battery-powered systems.
For engineers reviewing the ADP2370ACPZ-3.3-R7 datasheet, ADP2370ACPZ-3.3-R7 pinout, ADP2370ACPZ-3.3-R7 application, or ADP2370ACPZ-3.3-R7 equivalent, this page delivers verified specifications, validated pin functions, confirmed thermal performance in 3 mm × 3 mm LFCSP, real-world load/line regulation data, and two rigorously cross-checked alternative parts for design continuity.
Technical Context
The ADP2370ACPZ-3.3-R7 uses a proprietary high-speed current-mode PWM control architecture with internal compensation and soft-start, enabling stable operation with only three external components. Its synchronous rectification eliminates the need for an external Schottky diode, while the PSM/PWM dual-mode operation dynamically optimizes efficiency across load conditions.
Frequency selection is implemented via the FSEL pin (1.2 MHz high, 600 kHz low) or external synchronization (400–800 kHz or 0.8–1.6 MHz range), and the SYNC pin enables forced PWM mode for noise-sensitive applications. The device integrates undervoltage lockout (UVLO), thermal shutdown (150°C), short-circuit protection, and precision enable thresholds (1.10–1.26 V logic-high).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3.2 V to 15 V - supports multi-cell alkaline/NiMH, single/dual Li-ion, and industrial 5–12 V rails without pre-regulation. |
| Output Voltage | Fixed 3.3 V ±1% initial accuracy - eliminates external feedback resistors and ensures reliable I/O voltage compliance. |
| Max Output Current | 800 mA continuous - sufficient for powering microcontrollers, sensors, RF transceivers, and display interfaces in compact systems. |
| Quiescent Current | <14 µA in PSM mode - extends battery life in always-on, low-duty-cycle applications like WSN nodes and metering. |
| Switching Frequency | Selectable 600 kHz or 1.2 MHz - balances inductor size (smaller at 1.2 MHz) vs. efficiency (higher at 600 kHz under light load). |
| Efficiency | 92% at 250 mA, VIN = 7.2 V, VOUT = 3.3 V - reduces thermal load and enables use in thermally constrained enclosures. |
| Package | 8-lead 3 mm × 3 mm × 0.75 mm LFCSP - exposed pad enhances thermal dissipation (θJA = 36.7°C/W) and requires PCB ground connection. |
Pinout & Package
ADP2370ACPZ-3.3-R7 is housed in an 8-lead, 3 mm × 3 mm × 0.75 mm lead frame chip scale package (LFCSP) with an electrically connected exposed pad (EPAD) that must be soldered to the PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 1) | Power Input | Accepts 3.2–15 V input; connects to input capacitor and high-side P-MOSFET source. |
| FSEL (Pin 2) | Frequency Select | Logic-high sets 1.2 MHz; logic-low sets 600 kHz - enables optimization of size vs. efficiency without changing layout. |
| EN (Pin 3) | Enable with Precision Threshold | Active-high enable with 1.10–1.26 V hysteresis - prevents false turn-on during supply ramp-up. |
| SYNC (Pin 4) | Synchronization/FPWM Control | Drives external clock sync or forces PWM-only operation when held high - critical for EMI control in mixed-signal systems. |
| FB (Pin 5) | Feedback Input | Internally tied to 3.3 V reference; unused in fixed-output variant - simplifies layout and eliminates resistor matching errors. |
| PG (Pin 6) | Power-Good Open-Drain Output | Asserts low when VOUT falls below 92% of nominal - used for processor reset sequencing or system health monitoring. |
| SW (Pin 7) | Switch Node | Connects to inductor and internal P/N-MOSFET drains - high dv/dt node requiring tight loop area and guard ring. |
| PGND (Pin 8) | Power Ground | Separate return path for high-current switch node - must be connected to EPAD and input/output capacitors' ground pads. |
Key Features
| Feature | Design Value |
|---|---|
| 100% Duty Cycle Operation | Enables dropout operation down to VIN = VOUT + 100 mV - supports brownout resilience in battery-fed systems approaching end-of-life. |
| Integrated Soft Start | 350 µs controlled output ramp - prevents inrush current and avoids input supply sag during startup. |
| Low Shutdown Current | <1.2 µA - allows deep sleep modes in IoT edge nodes without compromising battery shelf life. |
| Internal Compensation | Eliminates external compensation network - reduces BOM count and layout sensitivity while maintaining stability across capacitor ESR variations. |
| Thermal & Short-Circuit Protection | Auto-recovery thermal shutdown at 150°C and cycle-by-cycle current limiting - ensures robustness in unattended or sealed deployments. |
Applications
| Portable Medical Sensors | Smart Metering Nodes |
|---|---|
Use Scenario: Wearable ECG patch powered by coin cell or rechargeable Li-ion, operating continuously for >72 hours per charge. IC Role / Device Role / Timing Role: Primary 3.3 V power rail generator for ultra-low-power MCU, analog front-end, and BLE radio. Use Value: Sub-14 µA quiescent current in PSM mode directly extends runtime; 100% duty cycle maintains regulation as battery discharges to 3.4 V. |
Use Scenario: Battery-backed automatic meter reading (AMR) unit deployed in utility infrastructure with 10-year field life requirement. IC Role / Device Role / Timing Role: Main DC-DC converter supplying 3.3 V to microcontroller, RF transceiver, and sensor interface circuitry. Use Value: UVLO (2.8 V falling) prevents deep discharge damage; PG output triggers firmware-controlled safe shutdown before backup power depletion. |
| Handheld POS Terminals | Industrial Tablet Displays |
Use Scenario: Ruggedized point-of-sale terminal using dual-cell Li-ion (6–8.4 V) with burst-mode processing and LCD backlight control. IC Role / Device Role / Timing Role: High-efficiency step-down regulator delivering stable 3.3 V to ARM Cortex-M7 SoC and touch controller. Use Value: 92% peak efficiency at 250 mA minimizes heat buildup in sealed plastic enclosure; 1.2 MHz option enables compact 1.0 µH inductor. |
Use Scenario: Fanless industrial tablet with 12 V input, requiring clean, low-noise 3.3 V for FPGA configuration, memory, and display timing ICs. IC Role / Device Role / Timing Role: Primary power stage with forced PWM (via SYNC pin) to suppress switching noise near sensitive analog circuits. Use Value: FPWM mode eliminates frequency dithering, ensuring predictable EMI profile for EMC certification; PG signal validates rail integrity before display initialization. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS62840DRVR | 2.7–6.5 V input, 3.3 V fixed, 1.8 µA IQ, 1.8 MHz switching - narrower VIN range, lower IQ, higher fSW. | Optimized for single-cell Li-ion (3.0–4.2 V); not suitable for 12 V industrial inputs or multi-cell alkaline. | Select when ultra-low IQ and small inductor size are prioritized over wide input range. |
| MAX17504ATP+ | 4.5–60 V input, 3.3 V adjustable via FB, 1.2 A output, 100 µA IQ - wider VIN, higher current, higher quiescent current. | Targets industrial 24 V/48 V rails; requires external feedback resistors and has no PSM mode. | Select for high-input-voltage systems where 15 V max is insufficient and 1.2 A headroom is needed. |
Compared with TPS62840DRVR and MAX17504ATP+, the ADP2370ACPZ-3.3-R7 uniquely balances 3.2–15 V input flexibility, sub-14 µA PSM quiescent current, and fixed 3.3 V simplicity - making it optimal for dual-cell battery and universal adapter-powered portable electronics where layout space and battery life are co-constrained.
Availability
ADP2370ACPZ-3.3-R7 is available at Aetrix Electronics and suitable for portable medical sensors, smart metering nodes, handheld POS terminals, and industrial tablet displays requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for ADP2370ACPZ-3.3-R7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, headquartered in Norwood, MA, with engineering resources spanning signal conditioning, power management, and precision conversion.
The ADP2370ACPZ-3.3-R7 belongs to Analog Devices' high-efficiency, low-IQ buck regulator product line, designed specifically for battery-constrained portable and wireless sensing applications demanding minimal standby power and small solution footprint.
FAQ
What is the maximum input voltage rating for the ADP2370ACPZ-3.3-R7?
The ADP2370ACPZ-3.3-R7 has an absolute maximum input voltage rating of +17 V relative to PGND, but its recommended operating input voltage range is 3.2 V to 15 V. Operation above 15 V may compromise reliability and is not characterized per the datasheet. The device's internal UVLO ensures safe startup only above 3.19 V.
Does the ADP2370ACPZ-3.3-R7 require external feedback resistors?
No. The ADP2370ACPZ-3.3-R7 is a fixed-output variant with internal 3.3 V feedback reference; the FB pin is internally connected and must be left unconnected. This eliminates resistor tolerance errors, saves board space, and improves long-term output voltage stability compared to adjustable regulators.
How does the power-good (PG) output function on the ADP2370ACPZ-3.3-R7?
The PG pin is an open-drain output that pulls low when VOUT drops below 92% of nominal (3.04 V for ADP2370ACPZ-3.3-R7). It asserts after a 20 µs delay on rising VOUT and releases after a 0.5 µs delay on falling VOUT, providing precise rail monitoring for microcontroller reset sequencing or system-level fault detection.
Can the ADP2370ACPZ-3.3-R7 operate with 100% duty cycle, and what is its practical benefit?
Yes. The ADP2370ACPZ-3.3-R7 supports 100% duty cycle operation, allowing VOUT regulation even when VIN approaches VOUT (e.g., VIN = 3.4 V → VOUT = 3.3 V). This extends usable battery life in Li-ion or alkaline systems by delaying brownout shutdown until the cell reaches end-of-discharge voltage.
What thermal performance can be expected from the ADP2370ACPZ-3.3-R7 in a standard 4-layer PCB layout?
In a JEDEC-standard 4-layer board (4 in × 3 in), the ADP2370ACPZ-3.3-R7 exhibits θJA = 36.7°C/W. At 800 mA output and 7.2 V input, typical power dissipation is ~350 mW; thus junction temperature rise is ~12.9°C above ambient - well within the −40°C to +125°C operating range when ambient stays below +112°C.
ADP2370ACPZ-3.3-R7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.2V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 3.3V
- Voltage - Output (Max):
- -
- Current - Output:
- 800mA
- Frequency - Switching:
- 600kHz ~ 1.2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-LFCSP-WD (3x3)
ADP2370ACPZ-3.3-R7 FAQ
1.How can I place an order for ADP2370ACPZ-3.3-R7 through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP2370ACPZ-3.3-R7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP2370ACPZ-3.3-R7 reliable?
The price and inventory of ADP2370ACPZ-3.3-R7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP2370ACPZ-3.3-R7 is usually 5 days.
3.What payment methods are accepted for ADP2370ACPZ-3.3-R7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP2370ACPZ-3.3-R7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP2370ACPZ-3.3-R7?
ADP2370ACPZ-3.3-R7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP2370ACPZ-3.3-R7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP2370ACPZ-3.3-R7?
For technical support, including ADP2370ACPZ-3.3-R7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP2370ACPZ-3.3-R7 requirements.
6.How does Aetrix verify that ADP2370ACPZ-3.3-R7 is sourced from the original manufacturer or authorized distributors?
All ADP2370ACPZ-3.3-R7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP2370ACPZ-3.3-R7 meets industry standards.
7.What is the process for return or replacement of ADP2370ACPZ-3.3-R7?
All ADP2370ACPZ-3.3-R7 units undergo pre-shipment inspection (PSI). If there is an issue with ADP2370ACPZ-3.3-R7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP2370ACPZ-3.3-R7 part is unused and in its original packaging.
Return procedure for ADP2370ACPZ-3.3-R7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP2370ACPZ-3.3-R7 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

