onsemi ADP3207JCPZ-RL
- Part No.:
- ADP3207JCPZ-RL
- Manufacturer:
- onsemi
- Category:
- Special Purpose Regulators
- Package:
- 40-VFQFN Exposed Pad, CSP
- Datasheet:
-
ADP3207JCPZ-RL.pdf
- Description:
- IC REG CTRLR INTEL 3OUT 40LFCSP
- Quantity:
- Payment:

- Shipping:

Inventory:3,937
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3207JCPZ-RL from onsemi is a 7-bit programmable, multiphase synchronous buck controller for Intel® mobile CPU core supplies, supporting 1-, 2-, or 3-phase operation up to 750 kHz per phase, ±8 mV differential sensing error over temperature, and 0.3 V–1.5 V digitally programmable output voltage. It drives external high-power MOSFET drivers in notebook power supplies.
For engineers reviewing the ADP3207JCPZ-RL datasheet, pinout, applications, or equivalent options, key selection concerns include phase configurability (1/2/3-phase), VID-based dynamic voltage scaling, active current balancing, soft transient control for audio-noise reduction, and thermal throttling support via TTSENSE/VRTT.
Technical Context
The ADP3207JCPZ-RL implements a multimode PWM/RPM architecture: PWM mode governs multiphase operation with RT-set master clock frequency (e.g., 200 kHz typical at 1.2 V VID), while RPM mode enables variable-frequency single-phase operation triggered by PSI or DPRSLP signals. Phase count is determined dynamically via PWM2/PWM3 logic-level pin states during startup.
It integrates a 7-bit VID DAC compliant with Intel IMVP-6, precision differential feedback (FB/FBRTN), three independent current-sense summing inputs (SW1–SW3), and programmable load line (LLSET) with ±78 mV DC accuracy. Current balancing uses matched input bias currents (±5% matching) and common-mode range of −600 mV to +200 mV across SW pins.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage Range | 0.3 V to 1.5 V, digitally set via 7-bit VID inputs - enables precise Intel CPU core voltage tracking per IMVP-6. |
| Phase Configuration | 1-, 2-, or 3-phase selectable via PWM2/PWM3 pin states - supports scalable current delivery up to ~100 A with interleaved ripple cancellation. |
| Differential Sensing Error | ±8 mV worst-case over 0°C–100°C - ensures tight regulation under thermal stress without external calibration. |
| Switching Frequency | Up to 750 kHz per phase in PWM mode; RPM mode enables variable frequency down to ~100 kHz at light load - optimizes efficiency across load range. |
| Current Balancing | Active per-phase current balancing with <±5% input current matching - maintains thermal uniformity across phases and extends MOSFET lifetime. |
| Thermal Throttling | VRTT logic output with 2.5 V threshold and 50–95 mV hysteresis, driven by TTSENSE analog input - enables system-level CPU thermal management without firmware intervention. |
| Soft Transient Control | STSET-programmable slew rate for VID transitions - reduces inrush current and audible coil whine during deeper sleep entry/exit. |
Pinout & Package
ADP3207JCPZ-RL is housed in a 40-lead LFCSP (Lead Frame Chip Scale Package) with exposed thermal pad, optimized for high-density notebook PCB layouts and thermal dissipation in space-constrained CPU VRMs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN | Enable Input | Pulling low disables all PWM outputs and forces PWRGD low - provides hardware-level system power sequencing control. |
| PWM1–PWM3 | Logic-Level PWM Outputs | 5 V CMOS outputs driving external gate drivers (e.g., ADP3419); PWM2/PWM3 tied to VCC disable respective phases - enables runtime phase reconfiguration. |
| SW1–SW3 | Phase Current Sense Inputs | High-impedance inputs (30–60 kΩ) accepting switch-node voltages - enable per-phase current monitoring without shunt resistors. |
| CSREF / CSSUM / CSCOMP | Current-Sense Reference & Summing | CSREF sets reference for current sensing and crowbar protection; CSSUM sums inductor currents; CSCOMP sets loop compensation - forms integrated current-mode control path. |
| VID0–VID6 | Voltage ID Inputs | 7-bit parallel interface directly reading Intel processor VID code - eliminates need for external VID decoder logic. |
| TTSENSE / VRTT | Thermal Sense Input / Output | TTSENSE accepts NTC-based voltage divider for remote temperature sensing; VRTT asserts high when threshold exceeded - enables autonomous thermal throttling. |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Multiphase Architecture | Supports 1/2/3-phase operation via pin-strapping - allows single BOM to cover multiple CPU current requirements (e.g., dual-core vs quad-core). |
| Active Current Balancing | Real-time per-phase current matching using SWx inputs and internal amplifiers - prevents thermal runaway and improves phase utilization efficiency. |
| Soft Transient Control | STSET capacitor sets controlled dV/dt during VID transitions - eliminates output overshoot/undershoot and suppresses audible noise in thin-notebook chassis. |
| Built-in Clock Enable (CLKEN) | Open-drain CLKEN output delays CPU clock until VCORE stabilizes - enforces safe boot sequence per Intel specification. |
| Power-Good Masking | PGDELAY capacitor programs delay time; masking window aligns with VID transients - prevents false PWRGD assertion during dynamic voltage changes. |
Applications
| Intel Mobile CPU Core Supply | Notebook Battery-to-VCORE Conversion |
|---|---|
|
Use Scenario: Powering next-generation Intel Core™ processors in ultrabooks requiring dynamic voltage scaling and deep sleep modes. IC Role / Device Role / Timing Role: Primary multiphase buck controller managing VID decoding, phase interleaving, and thermal-aware load-line regulation. Use Value: Enables compliance with IMVP-6 specifications including ±8 mV sensing accuracy and seamless on-the-fly VID transitions. |
Use Scenario: Converting 11–20 V Li-ion battery pack voltage to sub-1.5 V CPU core supply with high efficiency across 0.1–100 A load range. IC Role / Device Role / Timing Role: Synchronous buck controller implementing multimode PWM/RPM switching to maximize light-load and full-load efficiency. Use Value: Achieves >90% efficiency at 10 A and >85% at 1 A via automatic phase shedding and DCM-enabled RPM mode. |
| Thermal-Aware CPU Throttling | Audio-Noise-Sensitive Notebook Designs |
|
Use Scenario: Preventing CPU thermal throttling in fanless or passive-cooled notebooks by coordinating voltage reduction with temperature rise. IC Role / Device Role / Timing Role: Thermal monitor interface via TTSENSE/VRTT pins, triggering VID adjustment before critical junction temperature is reached. Use Value: Eliminates need for host-processor polling or OS-level thermal management - reduces system latency and firmware complexity. |
Use Scenario: Suppressing audible coil whine during CPU state transitions (C-states, P-states) in premium consumer notebooks. IC Role / Device Role / Timing Role: Soft transient controller using STSET capacitor to limit dV/dt during VID slewing and deeper sleep transitions. Use Value: Reduces peak inrush current by >40% and eliminates high-frequency mechanical resonance in inductors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multiphase buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ISL6268CRZ-T | 6-phase capable, 5-bit VID, no integrated RPM mode - requires external slope compensation and lacks TTSENSE/VRTT thermal interface. | Targeted at higher-current server/mobile platforms; less suitable for IMVP-6-compliant ultrabooks with deep-sleep requirements. | Choose ISL6268CRZ-T only if >3-phase operation or higher current headroom (>120 A) is required and thermal throttling is handled externally. |
| TPS51220ARUKR | 3-phase, 6-bit VID, integrated MOSFET drivers, no RPM mode - includes embedded gate drivers but lacks programmable load line and soft transient control. | Designed for cost-sensitive mainstream notebooks; limited flexibility in load-line tuning and transient response optimization. | Choose TPS51220ARUKR for simplified layout where integrated drivers reduce component count, but accept reduced IMVP-6 compliance margin and fixed transient behavior. |
Compared with ISL6268CRZ-T and TPS51220ARUKR, ADP3207JCPZ-RL uniquely combines IMVP-6 VID compliance, RPM-based light-load efficiency, programmable soft transient, and autonomous thermal throttling - making it optimal for premium ultrabooks requiring strict specification adherence and acoustic performance.
Availability
ADP3207JCPZ-RL is available at Aetrix Electronics and suitable for notebook CPU VRMs, Intel mobile platform reference designs, and thermally constrained embedded computing systems requiring stable component supply and long-term lifecycle support.
Supply support for ADP3207JCPZ-RL includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
onsemi is a global semiconductor supplier delivering energy-efficient, intelligent power and sensing solutions for automotive, industrial, cloud, medical, and IoT applications.
ADP3207JCPZ-RL belongs to onsemi's high-performance power management IC portfolio targeting Intel-compatible mobile CPU voltage regulation, designed specifically to meet IMVP-6 timing, accuracy, and thermal management requirements in space- and efficiency-critical notebooks.
FAQ
What is the operating temperature range for ADP3207JCPZ-RL?
The ADP3207JCPZ-RL is specified for operation from 0°C to 100°C ambient temperature, with a maximum junction temperature of 125°C. Its thermal design leverages the exposed pad in the 40-lead LFCSP package to maintain reliability under sustained high-current conditions typical in mobile CPU VRMs. This range aligns with Intel IMVP-6 environmental requirements for notebook platforms.
How does ADP3207JCPZ-RL support Intel IMVP-6 compliance?
The ADP3207JCPZ-RL supports Intel IMVP-6 through its 7-bit VID DAC with ±8 mV differential sensing error over temperature, programmable load line (LLSET) with −80 mV DC accuracy, soft transient control for VID slewing, and power-good masking synchronized to VID transitions. These features collectively ensure voltage regulation meets IMVP-6 accuracy, timing, and dynamic response mandates without external compensation.
Can ADP3207JCPZ-RL operate in single-phase mode, and how is it configured?
Yes, ADP3207JCPZ-RL can operate in single-phase mode via two independent methods: pulling PSI low forces single-phase PWM operation, while asserting DPRSLP high triggers single-phase RPM mode with discontinuous conduction. In both cases, only PWM1 remains active; PWM2 and PWM3 enter high-impedance state. This configuration is confirmed in the functional block diagram and Table 4 of the datasheet.
What external components define the current-limit threshold for ADP3207JCPZ-RL?
The current-limit threshold for ADP3207JCPZ-RL is set by an external resistor (RILIMIT) connected between the ILIMIT pin and GND. With RILIMIT = 113 kΩ, the threshold is 192 mV (typical) referenced to CSREF. The value scales linearly: lower resistance increases current limit, higher resistance decreases it - enabling precise overcurrent protection tuning per board-specific inductor and MOSFET ratings.
Does ADP3207JCPZ-RL include built-in protection features, and which ones are programmable?
Yes, ADP3207JCPZ-RL includes overload/short-circuit protection with programmable latch-off delay (via SS capacitor), reverse voltage detection (−350 mV threshold), crowbar activation (1.7 V threshold), and thermal throttling (via TTSENSE/VRTT). The latch-off delay, current limit, soft-start ramp, and soft transient slew rate are all user-programmable using external RC networks - providing flexible fault response without firmware dependency.
ADP3207JCPZ-RL Specifications
- Product attributes
- Attribute value
- Manufacturer:
- onsemi
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad, CSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Controller, Intel Processor
- Voltage - Input:
- 4.75V ~ 5.25V
- Number of Outputs:
- 3
- Voltage - Output:
- 0.3V ~ 1.5V
- Operating Temperature:
- 0°C ~ 100°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-LFCSP (6x6)
ADP3207JCPZ-RL FAQ
1.How can I place an order for ADP3207JCPZ-RL through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3207JCPZ-RL on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3207JCPZ-RL reliable?
The price and inventory of ADP3207JCPZ-RL are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3207JCPZ-RL is usually 5 days.
3.What payment methods are accepted for ADP3207JCPZ-RL?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3207JCPZ-RL transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3207JCPZ-RL?
ADP3207JCPZ-RL orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3207JCPZ-RL order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3207JCPZ-RL?
For technical support, including ADP3207JCPZ-RL datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3207JCPZ-RL requirements.
6.How does Aetrix verify that ADP3207JCPZ-RL is sourced from the original manufacturer or authorized distributors?
All ADP3207JCPZ-RL products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3207JCPZ-RL meets industry standards.
7.What is the process for return or replacement of ADP3207JCPZ-RL?
All ADP3207JCPZ-RL units undergo pre-shipment inspection (PSI). If there is an issue with ADP3207JCPZ-RL, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3207JCPZ-RL part is unused and in its original packaging.
Return procedure for ADP3207JCPZ-RL:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3207JCPZ-RL Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

