My Inquiry
My Account
Analog Devices Inc. ADP3603AR
- Part No.:
- ADP3603AR
- Manufacturer:
- Analog Devices Inc.
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
ADP3603AR.pdf
- Description:
- IC REG BUCK -3V 50MA 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:42,927
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ADP3603AR from Analog Devices is a switched capacitor voltage converter designed as a regulated negative voltage inverter, delivering –3.0 V (±3%) at up to 50 mA output current from a +4.5 V to +6.0 V input supply, with internal 240 kHz oscillator and 120 kHz switching frequency, used in portable instrumentation and battery-powered devices requiring compact, inductorless DC/DC conversion.
For engineers reviewing the ADP3603AR datasheet, ADP3603AR pinout, ADP3603AR application, or ADP3603AR equivalent, key selection criteria include regulated negative output accuracy, shutdown timing (<5 ms), low-ESR capacitor dependency, SOIC-8 thermal performance (θJA = 150°C/W), and compatibility with ceramic/tantalum pump/output capacitors.
Technical Context
The ADP3603AR implements a two-phase charge-pump topology: Phase 1 charges CP+–CP− to VIN via S1/S2; Phase 2 inverts charge to VOUT via S3/S4, with feedback control adjusting S3's ON resistance to regulate output. The internal oscillator runs at 240 kHz (nominal), producing 120 kHz effective switching frequency for efficient capacitor sizing.
Regulation relies on VSENSE monitoring-tied directly to VOUT for standard operation or remotely for improved load regulation-and shutdown is logic-controlled (VIL ≤ 0.4 V for ON, VIH ≥ 2.4 V for OFF), reducing quiescent current to 1.4 mA (typ) while disabling the oscillator and charge pump.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | –3.0 V (±3% over 10–50 mA, 4.5–6.0 V VIN, –40°C to +85°C); enables stable biasing of op-amps, ADCs, or RS-232 interfaces requiring clean negative rail. |
| Max Output Current | 50 mA continuous; sufficient for powering analog front-ends, sensor signal chains, or low-power logic in portable systems without inductor-based solutions. |
| Input Voltage Range | +4.5 V to +6.0 V; matches Li-ion single-cell (fully charged) and regulated 5 V rails, eliminating need for pre-regulation stages. |
| Switching Frequency | 120 kHz (output), 240 kHz (internal oscillator); allows use of 4.7–10 µF ceramic/tantalum capacitors instead of bulky electrolytics or inductors. |
| Shutdown Quiescent Current | 1.4 mA (typ); reduces system standby power in battery-critical applications such as pagers and handheld meters. |
| Load Regulation | 0.9 mV/mA (10–60 mA); ensures <15 mV output deviation across full load range, critical for precision analog circuits. |
| Output Ripple | 25 mV (10 µF caps, 80 mA load); manageable with external LC filtering (e.g., Figure 17) for noise-sensitive RF or audio subsystems. |
Pinout & Package
ADP3603AR is housed in an 8-pin Small Outline Integrated Circuit (SOIC-8) package with standard 1.27 mm pitch, 150°C/W junction-to-ambient thermal resistance, and RoHS-compliant lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CP+) | Pump capacitor positive terminal | Connects to positive plate of flying capacitor (C2); carries bidirectional 2× load current pulses during charge-transfer phases. |
| 2 (GND) | Power and reference ground | Common return for VIN, VOUT, CP−, and internal control circuitry; must be low-impedance single-point connection to minimize noise coupling. |
| 3 (CP−) | Pump capacitor negative terminal | Connects to negative plate of flying capacitor (C2); completes charge-transfer loop with CP+ and switches S1–S4. |
| 4 (SHUTDOWN) | Logic-level enable/disable control | Active-low: tie to GND for normal operation; pull to VIN for shutdown (oscillator off, output disabled, IQ = 1.4 mA). |
| 5 (VSENSE) | Output voltage feedback sense | Direct connection to VOUT improves load regulation by compensating PCB trace IR drop; optional remote sensing for high-accuracy applications. |
| 6 (NC) | No internal connection | Not bonded; must remain unconnected to avoid parasitic coupling or mechanical stress on die. |
| 7 (VOUT) | Regulated negative output | Delivers –3.0 V to load; requires low-ESR capacitor (≥4.7 µF ceramic/tantalum) between VOUT and GND for stability and ripple suppression. |
| 8 (VIN) | Positive input supply | Accepts +4.5 V to +6.0 V; requires local 1–10 µF low-ESR bypass capacitor to source peak switching current and suppress supply noise. |
Key Features
| Feature | Design Value |
|---|---|
| Fully regulated negative output | Maintains –3.0 V ±3% across temperature (–40°C to +85°C), load (10–50 mA), and input (4.5–6.0 V), enabling direct replacement of linear regulators in noise-sensitive analog systems. |
| Inductorless charge-pump architecture | Eliminates magnetic components, reducing BOM cost, board area, and EMI emissions-ideal for space-constrained portable instruments and add-on cards. |
| Fast shutdown response | Turn-off time <5 ms with <2 µA shutdown input current, allowing rapid power cycling in battery-backed systems without voltage sag or recovery delay. |
| Integrated oscillator and control loop | 240 kHz internal clock drives synchronous S1–S4 switching with overlap prevention, removing need for external timing components or complex gate-drive design. |
| Low-ESR capacitor optimized | Designed for 4.7–10 µF ceramic/tantalum pump (C2) and output (C3) capacitors; ESR sensitivity analysis shows C2 dominates ripple, guiding optimal component selection per Figure 15. |
Applications
| Portable Instrumentation | Battery-Powered Sensors |
|---|---|
|
Use Scenario: Handheld multimeters and portable oscilloscopes requiring dual-rail analog front-ends with low-noise negative supply. IC Role / Device Role / Timing Role: Negative voltage inverter generating –3.0 V rail for op-amp biasing and ADC reference, synchronized to internal 240 kHz oscillator. Use Value: Enables compact, inductor-free design with <15 mV load regulation error and 25 mV ripple-critical for sub-mV measurement accuracy. |
Use Scenario: Wireless sensor nodes powered by single Li-ion cell needing isolated negative bias for signal conditioning amplifiers. IC Role / Device Role / Timing Role: Regulated charge-pump inverter converting 4.5–6.0 V battery voltage to stable –3.0 V, controlled via SHUTDOWN pin for duty-cycled operation. Use Value: Delivers 50 mA at ±3% accuracy while drawing only 1.4 mA in shutdown, extending battery life beyond 12 months in low-duty-cycle deployments. |
| Computer Peripherals | Mobile Radio Receivers |
|
Use Scenario: PCI/PCIe add-on cards with RS-232 transceivers requiring compliant ±3–±15 V supplies from 5 V bus. IC Role / Device Role / Timing Role: Primary negative rail generator feeding MAX232-level drivers; VSENSE connection minimizes trace-drop-induced voltage drift under dynamic load. Use Value: Achieves <0.9 mV/mA load regulation and supports 10 µF ceramic output caps-reducing footprint by >60% vs. discrete inductor solutions. |
Use Scenario: Pagers and sub-GHz radio receivers needing clean –3.0 V supply for low-noise amplifier (LNA) biasing and mixer core operation. IC Role / Device Role / Timing Role: Low-ripple negative regulator with external LC filtering (Figure 17) suppressing switching artifacts near IF frequencies. Use Value: Provides <25 mV ripple at 80 mA with 10 µF MLCCs, meeting LNA PSRR requirements without additional linear post-regulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar negative voltage inverter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADP3604AR | Higher 120 mA output current, identical pinout and regulation architecture; shares same SOIC-8 package and 240 kHz oscillator. | Targets higher-current loads (e.g., multi-channel ADCs, LCD bias), but draws more quiescent current (3 mA vs. 2.4 mA typ) in normal mode. | Select ADP3604AR when load exceeds 50 mA; verify thermal margin (PD ≈ 250 mW at 120 mA) and adjust input capacitance for peak current. |
| MAX680ESA+ | Unregulated –2×VIN output (e.g., –10 V at VIN = 5 V); no feedback loop, fixed 100 kHz switching, SO-8 package. | Suitable for non-critical biasing where precise voltage isn't required; lacks VSENSE, shutdown, or load regulation features. | Choose MAX680ESA+ only for cost-sensitive, low-accuracy applications; ADP3603AR provides ±3% regulation and active load compensation unavailable in MAX680ESA+. |
Compared with ADP3604AR, ADP3603AR offers tighter output accuracy (±3% vs. ±5%) and lower quiescent current at light loads, making it preferable for precision portable instrumentation; versus MAX680ESA+, ADP3603AR delivers regulated output, shutdown control, and superior load regulation-justifying its use where voltage stability is mandatory.
Availability
ADP3603AR is available at Aetrix Electronics and suitable for portable instrumentation, battery-powered sensors, and computer peripherals requiring stable component supply, long-term lifecycle support, and guaranteed SOIC-8 sourcing.
Supply support for ADP3603AR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets since 1965.
The ADP3603AR belongs to Analog Devices' switched-capacitor DC/DC converter product line, engineered specifically for inductorless, low-noise negative voltage generation in space- and power-constrained portable electronics.
FAQ
What is the regulated output voltage of the ADP3603AR and how tightly is it controlled?
The ADP3603AR delivers a regulated –3.0 V output with ±3% accuracy across operating conditions: 10–50 mA load, 4.5–6.0 V input, and –40°C to +85°C ambient. This specification is guaranteed over temperature and load, verified per SQC methods, and maintained via internal feedback control using the VSENSE pin-making ADP3603AR suitable for precision analog circuits where voltage drift must stay below ±90 mV.
Can the ADP3603AR operate without external capacitors, and what are the minimum recommended values?
No, the ADP3603AR requires three external capacitors: CP+ and CP− pins need a flying capacitor (C2, min 4.7 µF), VIN requires a bypass capacitor (C1, min 1 µF), and VOUT needs an output capacitor (C3, min 4.7 µF). For best performance-including 25 mV ripple at 80 mA-the datasheet recommends 10 µF low-ESR ceramic or tantalum capacitors for all three positions, with ESR ≤ 0.15 Ω for C2 to minimize voltage loss.
How does the shutdown function work on the ADP3603AR, and what is its response time?
The ADP3603AR shutdown pin (Pin 4) is active-high: applying ≥2.4 V places the device in shutdown mode (oscillator off, charge pump disabled, IQ = 1.4 mA typ), while ≤0.4 V enables normal operation. Turn-off time is <5 ms under full load (120 mA), and turn-on time is similarly <5 ms-verified in Figure 10. For default operation, Pin 4 must be tied to GND; leaving it floating risks undefined behavior.
Is the ADP3603AR compatible with ceramic output capacitors, and why does capacitor ESR matter?
Yes, the ADP3603AR is fully compatible with multilayer ceramic capacitors (MLCCs) for C1, C2, and C3-recommended for low ESR and minimal size. ESR critically impacts performance: C2's ESR contributes ~4× load current × ESR to output voltage drop, while C3's ESR dominates ripple (VRIPPLE ≈ ILOAD × ESRC3). Hence, ESR ≤ 0.15 Ω is advised for both, especially C2, to maintain –3.0 V accuracy and <25 mV ripple.
What thermal considerations apply to the ADP3603AR in continuous operation?
The ADP3603AR uses an SOIC-8 package with θJA = 150°C/W and max power dissipation of 660 mW. At worst-case (VIN = 5.5 V, VOUT = –2.85 V, IOUT = 50 mA), calculated dissipation is ~149 mW-well within limit. To ensure safe junction temperature (<125°C), maintain ≥1 cm² copper pour under the package, avoid enclosing the device, and verify ambient temperature stays ≤ +85°C per the datasheet's operating range.
ADP3603AR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Negative
- Topology:
- Buck
- Output Type:
- Fixed
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 4.5V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- -3V
- Voltage - Output (Max):
- -
- Current - Output:
- 50mA
- Frequency - Switching:
- 120kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
ADP3603AR FAQ
1.How can I place an order for ADP3603AR through Aetrix?
Please submit a Request for Quotation (RFQ) for ADP3603AR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ADP3603AR reliable?
The price and inventory of ADP3603AR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ADP3603AR is usually 5 days.
3.What payment methods are accepted for ADP3603AR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ADP3603AR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ADP3603AR?
ADP3603AR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ADP3603AR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ADP3603AR?
For technical support, including ADP3603AR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ADP3603AR requirements.
6.How does Aetrix verify that ADP3603AR is sourced from the original manufacturer or authorized distributors?
All ADP3603AR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ADP3603AR meets industry standards.
7.What is the process for return or replacement of ADP3603AR?
All ADP3603AR units undergo pre-shipment inspection (PSI). If there is an issue with ADP3603AR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ADP3603AR part is unused and in its original packaging.
Return procedure for ADP3603AR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ADP3603AR Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
